XC3S1600E-4FGG400C Xilinx Inc, XC3S1600E-4FGG400C Datasheet - Page 15
![IC SPARTAN-3E FPGA 1600K 400FBGA](/photos/6/72/67298/pk083-400_sml.jpg)
XC3S1600E-4FGG400C
Manufacturer Part Number
XC3S1600E-4FGG400C
Description
IC SPARTAN-3E FPGA 1600K 400FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3Er
Datasheet
1.XC3S100E-4VQG100C.pdf
(233 pages)
Specifications of XC3S1600E-4FGG400C
Number Of Logic Elements/cells
33192
Number Of Labs/clbs
3688
Total Ram Bits
663552
Number Of I /o
304
Number Of Gates
1600000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
400-BGA
For Use With
HW-XA3S1600E-UNI-G - KIT DEVELOPMENT AUTOMOTIVE ECU
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1517
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC3S1600E-4FGG400C
Manufacturer:
XILINX
Quantity:
450
Company:
Part Number:
XC3S1600E-4FGG400C
Manufacturer:
XILINX
Quantity:
1 049
Company:
Part Number:
XC3S1600E-4FGG400C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S1600E-4FGG400C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Register Cascade Feature
In the Spartan-3E family, one of the IOBs in a differential
pair can cascade its input storage elements with those in
the other IOB as part of a differential pair. This is intended to
make DDR operation at high speed much simpler to imple-
ment. The new DDR connections that are available are
shown in
routing between IOBs and are not accessible to the FPGA
fabric. Note that this feature is only available when using the
differential I/O standards LVDS, RSDS, and MINI_LVDS.
IDDR2
As a DDR input pair, the master IOB registers incoming
data on the rising edge of ICLK1 (= D1) and the rising edge
of ICLK2 (= D2), which is typically the same as the falling
edge of ICLK1. This data is then transferred into the FPGA
fabric. At some point, both signals must be brought into the
same clock domain, typically ICLK1. This can be difficult at
high frequencies because the available time is only one half
of a clock cycle assuming a 50% duty cycle. See
for a graphical illustration of this function.
In the Spartan-3E device, the signal D2 can be cascaded
into the storage element of the adjacent slave IOB. There it
is re-registered to ICLK1, and only then fed to the FPGA
fabric where it is now already in the same time domain as
DS312-2 (v3.8) August 26, 2009
Product Specification
ICLK1
ICLK2
PAD
D1
D2
Figure 8: Input DDR (without Cascade Feature)
d
PAD
d-1
Figure 5
R
d+1
d
d+2
(dashed lines), and are only available for
d+1
d+3
d+2
d+4
d+3
D
D
d+5
d+4
Q
Q
d+6
d+5
d+7
d+6
D1
To Fabric
D2
ICLK2
ICLK1
DS312-2_21_021105
d+8
Figure 8
d+7
www.xilinx.com
d+8
D1. Here, the FPGA fabric uses only the clock ICLK1 to pro-
cess the received data. See
tion of this function.
Figure 9: Input DDR Using Spartan-3E Cascade Feature
ODDR2
As a DDR output pair, the master IOB registers data coming
from the FPGA fabric on the rising edge of OCLK1 (= D1)
and the rising edge of OCLK2 (= D2), which is typically the
same as the falling edge of OCLK1. These two bits of data
are multiplexed by the DDR mux and forwarded to the out-
put pin. The D2 data signal must be re-synchronized from
the OCLK1 clock domain to the OCLK2 domain using FPGA
slice flip-flops. Placement is critical at high frequencies,
because the time available is only one half a clock cycle.
See
The C0 or C1 alignment feature of the ODDR2 flip-flop, orig-
inally introduced in the Spartan-3E FPGA family, is not rec-
ommended or supported in the ISE development software.
The ODDR2 flip-flop without the alignment feature remains
fully supported. Without the alignment feature, the ODDR2
feature behaves equivalent to the ODDR flip-flop on previ-
ous Xilinx FPGA families.
PAD
ICLK1
ICLK2
PAD
Figure 10
D1
D2
d
d+1
for a graphical illustration of this function.
D
D
d-1
d
Q
Q
d+2
IQ2
d+3
d+2
d+1
Figure 9
d+4
IDDRIN2
Functional Description
d+5
d+4
d+3
for a graphical illustra-
D Q
d+6
d+7
d+5
d+6
To Fabric
DS312-2_22_030105
D1
D2
d+8
ICLK2
ICLK1
d+8
d+7
15