AT40K05AL-1AJC Atmel, AT40K05AL-1AJC Datasheet
AT40K05AL-1AJC
Specifications of AT40K05AL-1AJC
Available stocks
Related parts for AT40K05AL-1AJC
AT40K05AL-1AJC Summary of contents
Page 1
... Easy Migration to Atmel Gate Arrays for High Volume Production • Supply Voltage 3.3V • 5V I/O Tolerant • Green (Pb/Halide-free/RoHS Compliant) Package Options Available ® ® ® , OrCAD , Synopsys , Verilog , Viewlogic 5K - 50K Gates Coprocessor FPGA with FreeRAM AT40K05AL AT40K10AL AT40K20AL AT40K40AL ® , 2818F–FPGA–07/06 ™ 1 ...
Page 2
... Description Fast, Flexible and Efficient SRAM Fast, Efficient Array and Vector Multipliers AT40KAL Series FPGA 2 (1) Table 1. AT40KAL Family Device AT40K05AL Usable Gates 5K - 10K Rows x Columns Cells 256 (1) Registers 496 RAM Bits 2,048 I/O (Maximum) 128 Note: 1. Packages with FCK will have 8 less registers. ...
Page 3
... AT40KAL series designs. Multiple design entry methods are supported. The Atmel architecture was developed to provide the highest levels of performance, functional density and design flexibility in an FPGA. The cells in the Atmel array are small, efficient and can implement any pair of Boolean functions of (the same) three inputs or any single Boolean function of four inputs. The cell’ ...
Page 4
... Array AT40KAL Series FPGA 4 At the heart of the Atmel architecture is a symmetrical array of identical cells, see Figure 1. The array is continuous from one edge to the other, except for bus repeaters spaced every four cells, see Figure 2 on page 5. At the intersection of each repeater row and column there RAM block accessible by adjacent buses ...
Page 5
Figure 2. Floor Plan (Representative Portion) RAM RAM RAM RAM RAM ...
Page 6
The Busing Network AT40KAL Series FPGA 6 Figure 3 on page 7 depicts one of five identical busing planes. Each plane has three bus resources: a local-bus resource (the middle bus) and two express-bus (both sides) resources. Bus resources are ...
Page 7
Figure 3. Busing Plane (One of Five) = AT40KAL Core Cell = Local/Local or Express/Express Turn Point = Row Repeater = Column Repeater Express Bus Local Bus AT40KAL Series FPGA Express Bus 7 ...
Page 8
Cell Connections The Cell AT40KAL Series FPGA 8 Figure 4(a) depicts direct connections between a cell and its eight nearest neighbors. Figure 4(b) shows the connections between a cell and five horizontal local buses (1 per busing plane) and five ...
Page 9
Figure 5. The Cell "1" N "1" "1" 8X1 LUT 8X1 LUT OUT "0" "1" CLOCK RESET/SET Diagonal Direct Connect ...
Page 10
Figure 6. Some Single Cell Modes CARRY AT40KAL Series FPGA 10 Synthesis Mode. This mode is ...
Page 11
RAM 2818F–FPGA–07/ dual-ported RAM blocks are dispersed throughout the array, see Figure 7. A 4-bit Input Data Bus connects to four horizontal local buses distributed over four sector rows (plane 1). A 4-bit Output Data Bus connects ...
Page 12
... RAM). CLOCK is obtained from the clock for the sector-column immediately to the left and immediately above the RAM block. Writing any value to the RAM clear byte during configuration clears the RAM (see the “AT40K/40KAL Configura- tion Series” application note at www.atmel.com). Figure 8. RAM Logic CLOCK “ ...
Page 13
Figure 9. RAM Example: 128 x 8 Dual-ported RAM (Asynchronous) AT40KAL Series FPGA 13 ...
Page 14
Clocking Scheme AT40KAL Series FPGA 14 There are eight Global Clock buses (GCK1 - GCK8) on the AT40KAL FPGA. Each of the eight dedicated Global Clock buses is connected to one of the dual-use Global Clock pins. Any clocks used ...
Page 15
Figure 10. Clocking (for One Column of Cells) Express Bus (Plane 4; Half Length at Edge) Repeater AT40KAL Series FPGA } FCK (2 per Edge Column of the Array) ⎫ ⎬ GCK1 - GCK8 ⎭ Column Clock Mux “1” ...
Page 16
Set/Reset Scheme AT40KAL Series FPGA 16 The AT40KAL family reset scheme is essentially the same as the clock scheme except that there is only one Global Reset. A dedicated Global Set/Reset bus can be driven by any User I/O, except ...
Page 17
Figure 11. Set/Reset (for One Column of Cells) Repeater Express Bus (Plane 5; Half Length at Edge) Any User I/O can Drive Global Set/Reset Lone AT40KAL Series FPGA Each Cell has a Programmable Set or Reset Sector Set/Reset Mux ...
Page 18
I/O Structure PAD PULL-UP/PULL-DOWN CMOS SCHMITT DELAYS DRIVE TRI-STATE SOURCE SELECTION MUX AT40KAL Series FPGA 18 The AT40KAL has registered I/Os and group enable every sector for tri-states on obuf’s. The I/O pad is the one that connects the I/O ...
Page 19
Primary, Secondary and Corner I/Os Primary I/O Secondary I/O Corner I/O 2818F–FPGA–07/06 The AT40KAL has three kinds of I/Os: Primary I/O, Secondary I/O and a Corner I/O. Every edge cell except corner cells on the AT40KAL has access to one ...
Page 20
AT40KAL Series FPGA 20 Figure 12. West Primary I/O (Mirrored for East I/O) PULL-UP PAD PULL-DOWN Figure 13. West Secondary I/O (Mirrored for East I/O) PULL-UP PAD PULL-DOWN CELL "0" "1" "0" "1" CELL CELL "0" "1" CELL "0" "1" ...
Page 21
Figure 14. Northwest Corner I/O (Similar NE/SE/SW Corners) VCC TRI-ST ATE RST PULL-UP PAD PULL-DOWN 2818F–FPGA–07/06 PAD GND TTL/CMOS DRIVE TRI-ST ATE SCHMITT DELAY ICLK OCLK RST RST "0" "1" "0" "1" AT40KAL Series FPGA PAD VCC GND TTL/CMOS DRIVE ...
Page 22
Absolute Maximum Ratings – 3.3V Commercial/Industrial* Operating Temperature.................................. -55°C to +125 °C Storage Temperature ..................................... -65°C to +150°C Voltage on Any Pin with Respect to Ground .................................-0. Supply Voltage (V ) .........................................-0.5V to +7.0V CC Maximum Soldering Temp. ...
Page 23
DC Characteristics – 3.3V Operation Commercial/Industrial Symbol Parameter V High-level Input Voltage IH V Low-level Input Voltage IL V High-level Output Voltage OH V Low-level Output Voltage OL I High-level Input Current IH I Low-level Input Current IL High-level Tri-state ...
Page 24
... Atmel FPGAs require a minimum rated power supply current capacity to insure proper initialization, and the power supply ramp-up time does affect the current required. A fast ramp-up time requires more current than a slow ramp-up time. Table 3. Power-On Power Supply Requirements Device Description AT40K05AL Maximum Current Supply AT40K10AL AT40K20AL Maximum Current Supply AT40K40AL Notes: 1 ...
Page 25
AC Timing Characteristics – 3.3V Operation Delays are based on fixed loads and are described in the notes. Maximum times based on worst case: V Minimum times based on best case: V Maximum delays are the average of t Cell ...
Page 26
AC Timing Characteristics – 3.3V Operation Delays are based on fixed loads and are described in the notes. Maximum times based on worst case: V Minimum times based on best case: V Maximum delays are the average of t All ...
Page 27
... AT40K40AL pad -> GSRN AT40K05AL pad -> GSRN AT40K10AL pad -> GSRN AT40K20AL pad -> GSRN AT40K40AL clock pad -> out AT40K05AL clock pad -> out AT40K10AL clock pad -> out AT40K20AL clock pad -> out AT40K40AL clock pad -> out AT40K05AL clock pad -> out AT40K10AL clock pad -> out AT40K20AL clock pad -> ...
Page 28
... OXZ Notes: 1. CMOS buffer delays are measured from Buffer delay pad voltage of 1.5V with one output switching. 3. Parameter based on characterization and simulation; not tested in production. 4. Exact power calculation is available in Atmel FPGA Designer software. AT40KAL Series FPGA 28 = 3.0V, temperature = 70° 3.6V, temperature = 0°C ...
Page 29
FreeRAM Asynchronous Timing Characteristics Single-port Write/Read Dual-port Write with Read Dual-port Read 2818F–FPGA–07/ AWS 0 ADDR OXZ DS DATA WE t AWS 0 WR ADDR PREV. WR DATA RD ADDR = WR ADDR 1 t ...
Page 30
FreeRAM Synchronous Timing Characteristics Single-port Write/Read Dual-port Write with Read Dual-port Read AT40KAL Series FPGA 30 CLK t WCS WE t ACS 0 ADDR OE t OXZ t DCS DATA CLK ADDR t WR DATA ...
Page 31
... AT40K05AL AT40K10AL 128 I/O 192 I/O GND GND I/O1, I/O1, GCK1 GCK1 (A16) (A16) I/O2 I/O2 (A17) (A17) I/O3 I/O3 I/O4 I/O4 I/O5 I/O5 (A18) (A18) I/O6 I/O6 (A19) (A19) I/O7 I/O7 I/O8 I/O8 I/O9 I/O10 I/O11 I/O12 GND GND Note: 1. On-chip tri-state 2818F– ...
Page 32
... AT40K05AL AT40K10AL AT40K20AL 128 I/O 192 I/O I/O9, I/O13, FCK1 FCK1 I/O10 I/O14 I/O11 I/O15 (A20) (A20) I/O12 I/O16 (A21) (A21) VCC I/O17 I/O18 I/O19 I/O20 I/O13 I/O21 I/O14 I/O22 I/O15 I/O23 (A22) (A22) I/O16 I/O24 (A23) (A23) GND GND VCC ...
Page 33
... AT40K05AL AT40K10AL 128 I/O 192 I/O I/O17 I/O25 I/O18 I/O26 I/O19 I/O27 I/O20 I/O28 I/O29 I/O30 I/O31 I/O32 VCC I/O21 I/O33 I/O22 I/O34 I/O23 I/O35 I/O24, I/O36, FCK2 FCK2 GND GND I/O37 Note: 1. On-chip tri-state 2818F–FPGA–07/06 AT40K20AL AT40K40AL 256 I/O ...
Page 34
... AT40K05AL AT40K10AL AT40K20AL 128 I/O 192 I/O I/O38 I/O39 I/O40 I/O25 I/O41 I/O26 I/O42 I/O27 I/O43 I/O28 I/O44 I/O29 I/O45 I/O30 I/O46 I/O31 I/O47 (1) (1) (OTS) (OTS) I/O32, I/O48, GCK2 GCK2 M1 M1 GND GND M0 M0 Note: 1. On-chip tri-state AT40KAL Series FPGA ...
Page 35
... AT40K05AL AT40K10AL 128 I/O 192 I/O VCC VCC M2 M2 I/O33, I/O49, GCK3 GCK3 I/O34 I/O50 (HDC) (HDC) I/O35 I/O51 I/O36 I/O52 I/O37 I/O53 I/O38 I/O54 (LDC) (LDC) I/O39 I/O55 I/O40 I/O56 I/O57 I/O58 I/O59 I/O60 GND GND I/O41 I/O61 2818F–FPGA–07/06 ...
Page 36
... AT40K05AL AT40K10AL AT40K20AL 128 I/O 192 I/O I/O42 I/O62 I/O43 I/O63 I/O44 I/O64 VCC I/O65 I/O66 I/O67 I/O68 I/O45 I/O69 I/O46 I/O70 I/O47 I/O71 (D15) (D15) I/O48 I/O72 (INIT) (INIT) VCC VCC GND GND I/O49 I/O73 (D14) (D14) I/O50 I/O74 (D13) ...
Page 37
... AT40K05AL AT40K10AL 128 I/O 192 I/O I/O51 I/O75 I/O52 I/O76 I/O77 I/O78 I/O79 I/O80 VCC I/O53 I/O81 (D12) (D12) I/O54 I/O82 (D11) (D11) I/O55 I/O83 I/O56 I/O84 GND GND I/O85 I/O86 2818F–FPGA–07/06 AT40K20AL AT40K40AL 256 I/O 384 I/O PLCC ...
Page 38
... AT40K05AL AT40K10AL AT40K20AL 128 I/O 192 I/O I/O87 I/O88 I/O57 I/O89 I/O58 I/O90 I/O59 I/O91 (D10) (D10) I/O60 I/O92 (D9) (D9) I/O61 I/O93 I/O62 I/O94 I/O63 I/O95 (D8) (D8) I/O64, I/O96, GCK4 GCK4 GND GND CON CON AT40KAL Series FPGA 38 AT40K40AL 84 256 I/O ...
Page 39
... AT40K05AL AT40K10AL 128 I/O 192 I/O VCC VCC RESET RESET I/O65 I/O97 (D7) (D7) I/O66, I/O98, GCK5 GCK5 I/O67 I/O99 I/O68 I/O100 I/O101 I/O102 I/O69 I/O103 (D6) (D6) I/O70 I/O104 I/O71 I/O105 I/O72 I/O106 I/O107 I/O108 GND GND I/O109 I/O110 2818F–FPGA–07/06 ...
Page 40
... AT40K05AL AT40K10AL AT40K20AL 128 I/O 192 I/O I/O73, I/O111, FCK3 FCK3 I/O74 I/O112 VCC I/O75 I/O113 (D5) (D5) I/O76 I/O114 (CS0) (CS0) I/O115 I/O116 I/O77 I/O117 I/O78 I/O118 I/O79(D4) I/O119(D4) I/O80 I/O120 VCC VCC GND GND I/O81 I/O121 (D3) (D3) I/O82 I/O122 (CHECK) ...
Page 41
... AT40K05AL AT40K10AL 128 I/O 192 I/O I/O83 I/O123 I/O84 I/O124 I/O125 I/O126 I/O85 I/O127 (D2) (D2) I/O86 I/O128 VCC I/O87 I/O129 I/O88, I/O130, FCK4 FCK4 I/O131 I/O132 GND GND I/O133 I/O134 2818F–FPGA–07/06 AT40K20AL AT40K40AL 256 I/O 384 I/O PLCC I/O243 ...
Page 42
... AT40K05AL AT40K10AL AT40K20AL 128 I/O 192 I/O I/O135 I/O136 I/O89 I/O137 I/O90 I/O138 I/O91 I/O139 (D1) (D1) I/O92 I/O140 I/O93 I/O141 I/O94 I/O142 I/O95 I/O143 (D0) (D0) I/O96, I/O144, GCK6 GCK6 (CSOUT) (CSOUT) CCLK CCLK VCC VCC TSTCLK TSTCLK AT40KAL Series FPGA 42 AT40K40AL ...
Page 43
... AT40K05AL AT40K10AL 128 I/O 192 I/O GND GND I/O97 I/O145 (A0) (A0) I/O98, I/O146, GCK7 GCK7 (A1) (A1) I/O99 I/O147 I/O100 I/O148 I/O101 I/O149 (CS1,A2) (CS1,A2) I/O102 I/O150 (A3) (A3) (1) I/O151 I/O152 I/O103 I/O153 (1) I/O104 I/O154 I/O155 I/O156 GND GND Note: 1. Shared with TSTCLK. No Connect. ...
Page 44
... AT40K05AL AT40K10AL AT40K20AL 128 I/O 192 I/O I/O105 I/O157 I/O106 I/O158 I/O159 I/O160 VCC I/O107 I/O161 (A4) (A4) I/O108 I/O162 (A5) (A5) I/O163 I/O164 I/O109 I/O165 I/O110 I/O166 I/O111 I/O167 (A6) (A6) I/O112 I/O168 (A7) (A7) GND GND VCC VCC Note: 1. Shared with TSTCLK. No Connect. ...
Page 45
... AT40K05AL AT40K10AL 128 I/O 192 I/O I/O113 I/O169 (A8) (A8) I/O114 I/O170 (A9) (A9) I/O115 I/O171 I/O116 I/O172 I/O173 I/O174 I/O117 I/O175 (A10) (A10) I/O118 I/O176 (A11) (A11) VCC I/O177 I/O178 I/O119 I/O179 I/O120 I/O180 GND GND Note: 1. Shared with TSTCLK. No Connect. 2818F–FPGA–07/06 ...
Page 46
... AT40K05AL AT40K10AL AT40K20AL 128 I/O 192 I/O I/O181 I/O182 I/O121 I/O183 I/O122 I/O184 I/O123 I/O185 (A12) (A12) I/O124 I/O186 (A13) (A13) I/O187 I/O188 I/O125 I/O189 I/O126 I/O190 I/O127 I/O191 (A14) (A14) I/O128, I/O192, GCK8 GCK8 (A15) (A15) VCC VCC Note: 1. Shared with TSTCLK. No Connect. ...
Page 47
... Part/Package Availability and User I/O Counts (including Dual-function Pins) (1) Package AT40K05AL 84 PLCC 100 TQFP 144 LQFP 208 PQFP 240 PQFP Note: 1. Devices in same package are pin-to-pin compatible. 84J 84-lead, Plastic J-leaded Chip Carrier (PLCC) 100T1 100-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP) 144L1 144-lead, Low-profile (1 ...
Page 48
... For military parts, contact Atmel at fpga@atmel.com. Green Package Options (Pb/Halide-free/RoHS Compliant) Usable Gates Operating Voltage 5,000 - 10,000 10,000 - 20,000 3.3V 20,000 - 30,000 4,000 - 50,000 AT40KAL Series FPGA 48 Speed Grade (ns) Ordering Code AT40K05AL-1AJC AT40K05AL-1AQC 1 AT40K05AL-1BQC AT40K05AL-1DQC AT40K05AL-1AJI AT40K05AL-1AQI 1 AT40K05AL-1BQI AT40K05AL-1DQI Speed Grade (ns) Ordering Code AT40K10AL-1AJC ...
Page 49
Packaging Information 84J – PLCC 1.14(0.045) X 45˚ 0.51(0.020)MAX 45˚ MAX (3X) Notes: 1. This package conforms to JEDEC reference MS-018, Variation AF. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) ...
Page 50
TQFP Top View Side View Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc. 2. The top package body ...
Page 51
LQFP Top View Side View 1. This drawing is for general information only; refer to JEDEC Drawing MS-026 for additional information. Notes: 2. The top package body size may be smaller than ...
Page 52
PQFP e Bottom View Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-129, Variation FA-1, for proper dimensions, tolerances, datums, etc. 2. The top package body size may be smaller than the bottom ...
Page 53
PQFP D1 E1 Top View Side View Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MS-029, Variation GA, for additional information. 2. All dimensioning and tolerancing conforms to ASME Y14.5M-1994. ...
Page 54
Revision History Revision Level – Release Date History F – July 2006 Added Green (Pb/Halide-free/RoHS Compliant) 144-lead LQFP. AT40KAL Series FPGA 54 2818F–FPGA–07/06 ...
Page 55
... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...