EP2C8F256C6 Altera, EP2C8F256C6 Datasheet - Page 54

IC CYCLONE II FPGA 8K 256-FBGA

EP2C8F256C6

Manufacturer Part Number
EP2C8F256C6
Description
IC CYCLONE II FPGA 8K 256-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet

Specifications of EP2C8F256C6

Number Of Logic Elements/cells
8256
Number Of Labs/clbs
516
Total Ram Bits
165888
Number Of I /o
182
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
256-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-2148

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2C8F256C6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C8F256C6
Manufacturer:
ALTERA
0
Part Number:
EP2C8F256C6
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2C8F256C6N
Manufacturer:
ALTERA
Quantity:
648
Part Number:
EP2C8F256C6N
Manufacturer:
ALTERA
Quantity:
1 031
Part Number:
EP2C8F256C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C8F256C6N
Manufacturer:
ALTERA
0
Part Number:
EP2C8F256C6N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP2C8F256C6N
Quantity:
670
Company:
Part Number:
EP2C8F256C6N
Quantity:
160
I/O Structure & Features
Figure 2–24. Control Signal Selection per IOE
2–42
Cyclone II Device Handbook, Volume 1
Dedicated I/O
Clock [5..0]
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
io_coe
io_csclr
io_caclr
io_cce_out
io_cce_in
io_cclk
In normal bidirectional operation, you can use the input register for input
data requiring fast setup times. The input register can have its own clock
input and clock enable separate from the OE and output registers. You can
use the output register for data requiring fast clock-to-output
performance. The OE register is available for fast clock-to-output enable
timing. The OE and output register share the same clock source and the
same clock enable source from the local interconnect in the associated
LAB, dedicated I/O clocks, or the column and row interconnects. All
registers share sclr and aclr, but each register can individually disable
sclr and aclr.
configuration.
clk_in
Figure 2–25
clk_out
shows the IOE in bidirectional
ce_in
ce_out
aclr/preset
Altera Corporation
sclr/preset
February 2007
oe

Related parts for EP2C8F256C6