EP2C50F672C8N Altera, EP2C50F672C8N Datasheet - Page 150

IC CYCLONE II FPGA 50K 672-FBGA

EP2C50F672C8N

Manufacturer Part Number
EP2C50F672C8N
Description
IC CYCLONE II FPGA 50K 672-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet

Specifications of EP2C50F672C8N

Number Of Logic Elements/cells
50528
Number Of Labs/clbs
3158
Total Ram Bits
594432
Number Of I /o
450
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
No. Of Logic Blocks
3158
Family Type
Cyclone II
No. Of I/o's
450
I/o Supply Voltage
3.3V
Operating Frequency Max
320MHz
Operating Temperature Range
0°C To +85°C
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1690

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2C50F672C8N
Manufacturer:
ALTERA
Quantity:
648
Part Number:
EP2C50F672C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C50F672C8N
Manufacturer:
XILINX
0
Part Number:
EP2C50F672C8N
Manufacturer:
ALTERA
0
Part Number:
EP2C50F672C8N
Manufacturer:
ALTERA
Quantity:
500
Part Number:
EP2C50F672C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Timing Specifications
Figure 5–6. mini-LVDS Transmitter AC Timing Specification
Notes to
(1)
(2)
5–60
Cyclone II Device Handbook, Volume 1
Device
operation
in Mbps
t
TCCS
Output
jitter (peak
to peak)
t
t
t
D U T Y
R I S E
F A L L
L O C K
Table 5–49. Mini-LVDS Transmitter Timing Specification (Part 2 of 2)
Symbol
The data setup time, t
The data hold time, t
Figure
20–80%
80–20%
LVDSCLK[]n
LVDSCLK[]p
Conditions
5–6:
LVDS[]p
LVDS[]n
×10
×8
×7
×4
×2
×1
H
SU
, is 0.225 × TUI.
, is 0.225 × TUI.
In order to determine the transmitter timing requirements, mini-LVDS
receiver timing requirements on the other end of the link must be taken
into consideration. The mini-LVDS receiver timing parameters are
typically defined as t
timing parameter specifications are t
Refer to
The AC timing requirements for mini-LVDS are shown in
Min
100
80
70
40
20
10
45
–6 Speed Grade
Typ
Figure 5–4
Max
311
311
311
311
311
311
200
500
500
500
100
55
t
SU
for the timing budget.
(1)
SU
Min
100
80
70
40
20
10
45
TUI
and t
–7 Speed Grade
t
H
(2)
H
Typ
requirements. Therefore, the transmitter
t
SU
CO
Max
311
311
311
311
311
311
500
500
500
100
200
55
(1)
(minimum) and t
t
Min
100
H
80
70
40
20
10
45
(2)
–8 Speed Grade
Typ
Altera Corporation
CO
Figure
February 2008
Max
(maximum).
311
311
311
311
311
311
500
500
500
100
200
55
5–6.
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
Unit
ps
ps
ps
ps
μs
%

Related parts for EP2C50F672C8N