EPF8282ATC100-4N Altera, EPF8282ATC100-4N Datasheet - Page 25
![IC FLEX 8000A FPGA 2.5K 100-TQFP](/photos/6/70/67055/544-100-tqfp_sml.jpg)
EPF8282ATC100-4N
Manufacturer Part Number
EPF8282ATC100-4N
Description
IC FLEX 8000A FPGA 2.5K 100-TQFP
Manufacturer
Altera
Series
FLEX 8000r
Datasheet
1.EPF8282ATC100-3.pdf
(62 pages)
Specifications of EPF8282ATC100-4N
Number Of Logic Elements/cells
208
Number Of Labs/clbs
26
Number Of I /o
78
Number Of Gates
2500
Voltage - Supply
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
100-TQFP, 100-VQFP
Family Name
FLEX 8000
Number Of Usable Gates
2500
Number Of Logic Blocks/elements
208
# Registers
282
# I/os (max)
78
Frequency (max)
125MHz
Process Technology
CMOS
Operating Supply Voltage (typ)
5V
Logic Cells
208
Device System Gates
2500
Operating Supply Voltage (min)
4.75V
Operating Supply Voltage (max)
5.25V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Package Type
TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Total Ram Bits
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2255
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPF8282ATC100-4N
Manufacturer:
ALTERA
Quantity:
1 000
Company:
Part Number:
EPF8282ATC100-4N
Manufacturer:
ALTERA
Quantity:
142
Part Number:
EPF8282ATC100-4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
The instruction register length for FLEX 8000 devices is three bits.
shows the boundary-scan register length for FLEX 8000 devices.
FLEX 8000 devices that support JTAG include weak pull-ups on the JTAG
pins.
Figure 14. EPF8282A, EPF8282AV, EPF8636A, EPF8820A & EPF81500A
JTAG Waveforms
Table 8
EPF8282AV, EPF8636A, EPF8820A, and EPF81500A devices.
Captured
Table 7. FLEX 8000 Boundary-Scan Register Length
Driven
Signal
Signal
to Be
to Be
TMS
TDO
TCK
TDI
Figure 14
EPF8282A, EPF8282AV
EPF8636A
EPF8820A
EPF81500A
shows the timing parameters and values for EPF8282A,
Device
shows the timing requirements for the JTAG signals.
t
JCH
FLEX 8000 Programmable Logic Device Family Data Sheet
t
JSZX
t
JPZX
t
JCP
t
JSSU
t
JCL
t
JSH
t
t
JPCO
JSCO
t
JPSU
Boundary-Scan Register Length
t
t
273
417
465
645
JPH
JSXZ
t
JPXZ
Table 7
25
3