EP1C6Q240C7N Altera, EP1C6Q240C7N Datasheet - Page 33

IC CYCLONE FPGA 5980 LE 240-PQFP

EP1C6Q240C7N

Manufacturer Part Number
EP1C6Q240C7N
Description
IC CYCLONE FPGA 5980 LE 240-PQFP
Manufacturer
Altera
Series
Cyclone®r
Datasheet

Specifications of EP1C6Q240C7N

Number Of Logic Elements/cells
5980
Number Of Labs/clbs
598
Total Ram Bits
92160
Number Of I /o
185
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
240-MQFP, 240-PQFP
No. Of Logic Blocks
598
No. Of Macrocells
5980
Family Type
Cyclone
No. Of Speed Grades
7
No. Of I/o's
185
Clock Management
PLL
I/o Supply Voltage
3.3V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1812
EP1C6Q240C7N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1C6Q240C7N
Manufacturer:
ALTERA
Quantity:
9
Part Number:
EP1C6Q240C7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1C6Q240C7N
Manufacturer:
ALTERA
0
Part Number:
EP1C6Q240C7N
Manufacturer:
ALTERA
Quantity:
20 000
Company:
Part Number:
EP1C6Q240C7N
Quantity:
85
Figure 2–19. Input/Output Clock Mode in Simple Dual-Port Mode
Notes to
(1)
(2)
Altera Corporation
May 2008
wraddress[ ]
address[ ]
byteena[ ]
outclken
outclock
inclken
inclock
All registers shown except the rden register have asynchronous clear ports.
Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both
read and write operations.
data[ ]
wren
rden
Figure
6 LAB Row
Clocks
6
2–19:
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
Q
Q
Q
Q
Q
Q
Generator
Pulse
Write
Data In
Read Address
Byte Enable
Write Address
Read Enable
Write Enable
Memory Block
Notes
Data Out
1,024 ´ 4
2,048 ´ 2
4,096 ´ 1
256 ´ 16
512 ´ 8
(1),
(2)
D
ENA
Q
Embedded Memory
Preliminary
To MultiTrack
Interconnect
2–27

Related parts for EP1C6Q240C7N