EPF10K10LC84-4 Altera, EPF10K10LC84-4 Datasheet - Page 62

IC FLEX 10K FPGA 84-PLCC

EPF10K10LC84-4

Manufacturer Part Number
EPF10K10LC84-4
Description
IC FLEX 10K FPGA 84-PLCC
Manufacturer
Altera
Series
FLEX-10K®r
Datasheet

Specifications of EPF10K10LC84-4

Number Of Logic Elements/cells
576
Number Of Labs/clbs
72
Total Ram Bits
6144
Number Of I /o
59
Number Of Gates
31000
Voltage - Supply
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
84-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1937
544-1937-5
544-1937
EPF10K10LC84-4
Q2322876

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPF10K10LC84-4
Manufacturer:
ALTERA
Quantity:
1 045
Part Number:
EPF10K10LC84-4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K10LC84-4
Manufacturer:
ATMEL
Quantity:
8
Part Number:
EPF10K10LC84-4
Manufacturer:
ALTERA
0
Part Number:
EPF10K10LC84-4
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPF10K10LC84-4 U
Manufacturer:
ALTERA
0
Part Number:
EPF10K10LC84-4N
Manufacturer:
FUJI
Quantity:
6 670
Part Number:
EPF10K10LC84-4N
Manufacturer:
ALTERA
Quantity:
3 338
62
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
EABAA
EABRCCOMB
EABRCREG
EABWP
EABWCCOMB
EABWCREG
EABDD
EABDATACO
EABDATASU
EABDATAH
EABWESU
EABWEH
EABWDSU
EABWDH
EABWASU
EABWAH
EABWO
Table 35. EAB Timing Macroparameters
Symbol
EAB address access delay
EAB asynchronous read cycle time
EAB synchronous read cycle time
EAB write pulse width
EAB asynchronous write cycle time
EAB synchronous write cycle time
EAB data-in to data-out valid delay
EAB clock-to-output delay when using output registers
EAB data/address setup time before clock when using input register
EAB data/address hold time after clock when using input register
EAB WE setup time before clock when using input register
EAB WE hold time after clock when using input register
EAB data setup time before falling edge of write pulse when not using input
registers
EAB data hold time after falling edge of write pulse when not using input
registers
EAB address setup time before rising edge of write pulse when not using
input registers
EAB address hold time after falling edge of write pulse when not using input
registers
EAB write enable to data output valid delay
Notes
Parameter
(1),
(6)
Altera Corporation
Conditions

Related parts for EPF10K10LC84-4