EP1K50QI208-2 Altera, EP1K50QI208-2 Datasheet - Page 52
![IC ACEX 1K FPGA 50K 208-PQFP](/photos/6/70/67062/544-208-pqfp_sml.jpg)
EP1K50QI208-2
Manufacturer Part Number
EP1K50QI208-2
Description
IC ACEX 1K FPGA 50K 208-PQFP
Manufacturer
Altera
Series
ACEX-1K®r
Datasheet
1.EP1K10TC100-3N.pdf
(86 pages)
Specifications of EP1K50QI208-2
Number Of Logic Elements/cells
2880
Number Of Labs/clbs
360
Total Ram Bits
40960
Number Of I /o
147
Number Of Gates
199000
Voltage - Supply
2.375 V ~ 2.625 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 85°C
Package / Case
208-MQFP, 208-PQFP
Family Name
ACEX™ 1K
Number Of Usable Gates
50000
Number Of Logic Blocks/elements
2880
# I/os (max)
147
Frequency (max)
200MHz
Process Technology
CMOS
Operating Supply Voltage (typ)
2.5V
Logic Cells
2880
Ram Bits
40960
Device System Gates
199000
Operating Supply Voltage (min)
2.375V
Operating Supply Voltage (max)
2.625V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
208
Package Type
PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1010
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1K50QI208-2
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP1K50QI208-2N
Manufacturer:
ALTERA21
Quantity:
53
ACEX 1K Programmable Logic Device Family Data Sheet
Figure 26. ACEX 1K Device IOE Timing Model
Figure 27. ACEX 1K Device EAB Timing Model
52
Output Register
Input Register
Data Feedback
into FastTrack
Interconnect
Output Enable
Address
Clock Enable
Data-In
Clock
Clock
WE
RE
Data-In
Clock
Clear
EAB Data Input
Write Enable
Input Delays
Read Enable
Input Delays
t
t
EAB Clock
t
t
t
t
t
EABDATA1
EABDATA2
EABWE1
EABWE2
EABCLK
EABRE1
EABRE2
Delays
Delay
Feedback Delay
Contol Delay
Output Data
I/O Element
I/O Register
Input Delay
t
Delay
INCOMB
t
t
t
IOC
IOFD
IOD
Input Register
t
t
t
t
t
t
EABCO
EABBYPASS
EABSU
EABH
EABCH
EABCL
Delays
Input Register Delay
Block Delays
RAM/ROM
t
t
t
t
t
t
t
t
t
t
t
AA
DD
WP
WDSU
WDH
WASU
WAH
WO
RP
RASU
RAH
I/O Register
t
t
t
t
t
Delays
IOCO
IOCOMB
IOSU
IOH
IOCLR
t
INREG
Output Register
t
t
t
t
t
t
EABCO
EABBYPASS
EABSU
EABH
EABCH
EABCL
Delays
Output
Delays
t
t
t
t
t
t
t
OD1
OD2
OD3
XZ
ZX1
ZX2
ZX3
EAB Output
t
EABOUT
Delay
Altera Corporation
Data-Out