EPF10K30AQC240-2 Altera, EPF10K30AQC240-2 Datasheet - Page 29

IC FLEX 10KA FPGA 30K 240-PQFP

EPF10K30AQC240-2

Manufacturer Part Number
EPF10K30AQC240-2
Description
IC FLEX 10KA FPGA 30K 240-PQFP
Manufacturer
Altera
Series
FLEX-10K®r
Datasheet

Specifications of EPF10K30AQC240-2

Number Of Logic Elements/cells
1728
Number Of Labs/clbs
216
Total Ram Bits
12288
Number Of I /o
189
Number Of Gates
69000
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
240-MQFP, 240-PQFP
Family Name
FLEX 10KA
Number Of Usable Gates
30000
Number Of Logic Blocks/elements
1728
# Registers
738
# I/os (max)
189
Frequency (max)
142.86MHz
Process Technology
CMOS
Operating Supply Voltage (typ)
3.3V
Logic Cells
1728
Ram Bits
12288
Device System Gates
69000
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
240
Package Type
PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1260

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPF10K30AQC240-2
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K30AQC240-2
Manufacturer:
ALTERA
0
Part Number:
EPF10K30AQC240-2
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPF10K30AQC240-2N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K30AQC240-2N
Manufacturer:
ALTERA
0
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
I/O Element
An I/O element (IOE) contains a bidirectional I/O buffer and a register
that can be used either as an input register for external data that requires
a fast setup time, or as an output register for data that requires fast clock-
to-output performance. In some cases, using an LE register for an input
register will result in a faster setup time than using an IOE register. IOEs
can be used as input, output, or bidirectional pins. For bidirectional
registered I/O implementation, the output register should be in the IOE
and, the data input and output enable register should be LE registers
placed adjacent to the bidirectional pin. The Compiler uses the
programmable inversion option to invert signals from the row and
column interconnect automatically where appropriate.
Figure 13
shows
the bidirectional I/O registers.
Altera Corporation
29

Related parts for EPF10K30AQC240-2