EP20K100EQC208-2 Altera, EP20K100EQC208-2 Datasheet - Page 68

IC APEX 20KE FPGA 100K 208-PQFP

EP20K100EQC208-2

Manufacturer Part Number
EP20K100EQC208-2
Description
IC APEX 20KE FPGA 100K 208-PQFP
Manufacturer
Altera
Series
APEX-20K®r
Datasheet

Specifications of EP20K100EQC208-2

Number Of Logic Elements/cells
4160
Number Of Labs/clbs
416
Total Ram Bits
53248
Number Of I /o
151
Number Of Gates
263000
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
208-MQFP, 208-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP20K100EQC208-2
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP20K100EQC208-2
Manufacturer:
ALTERA
0
Part Number:
EP20K100EQC208-2N
Manufacturer:
ALTERA
Quantity:
1 831
Part Number:
EP20K100EQC208-2N
Manufacturer:
ALTERA
0
Part Number:
EP20K100EQC208-2X
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP20K100EQC208-2X
Manufacturer:
ALTERA
0
Part Number:
EP20K100EQC208-2XN
Manufacturer:
ALTERA
Quantity:
642
APEX 20K Programmable Logic Device Family Data Sheet
68
All specifications are always representative of worst-case supply voltage
and junction temperature conditions. All output-pin-timing specifications
are reported for maximum driver strength.
Figure 36
Figure 36. APEX 20K f
Figure 37
parameters can be used to estimate f
Quartus II software timing analysis should be used for more accurate
timing information.
shows the f
shows the f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
ESBRC
ESBWC
ESBDATASU
ESBADDRSU
ESBDD
PD
PTERMCO
ESBWESU
ESBDATACO1
ESBDATACO2
PTERMSU
SU
H
CO
LUT
LE
MAX
ESB
MAX
MAX
Timing Model
timing model for APEX 20K devices.
timing model for APEX 20KE devices. These
MAX
for multiple levels of logic.
Routing Delay
t
t
t
F20+
F1—4
F5—20
Altera Corporation

Related parts for EP20K100EQC208-2