EP4CE55F23C6N Altera, EP4CE55F23C6N Datasheet - Page 91

no-image

EP4CE55F23C6N

Manufacturer Part Number
EP4CE55F23C6N
Description
IC CYCLONE IV FPGA 55K 484FBGA
Manufacturer
Altera
Series
CYCLONE® IV Er

Specifications of EP4CE55F23C6N

Number Of Logic Elements/cells
55856
Number Of Labs/clbs
3491
Total Ram Bits
2340000
Number Of I /o
324
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4CE55F23C6N
Manufacturer:
ALTERA
Quantity:
648
Part Number:
EP4CE55F23C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4CE55F23C6N
Manufacturer:
ALTERA
0
Part Number:
EP4CE55F23C6N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4CE55F23C6N
0
Company:
Part Number:
EP4CE55F23C6N
Quantity:
240
Chapter 5: Clock Networks and PLLs in Cyclone IV Devices
Hardware Features
© December 2010 Altera Corporation
There are two ways to use the clock switchover feature:
Figure 5–18
automatic loss of clock detection. Here, the inclk0 signal remains low. After the
inclk0 signal remains low for approximately two clock cycles, the clock-sense
circuitry drives the clkbad0 signal high. Also, because the reference clock signal is
not toggling, the switchover state machine controls the multiplexer through the
clksw signal to switch to inclk1.
Figure 5–18. Automatic Switchover Upon Clock Loss Detection
Note to
(1) Switchover is enabled on the falling edge of inclk0 or inclk1, depending on which clock is available. In this
Use the switchover circuitry for switching from inclk0 to inclk1 running at the
same frequency. For example, in applications that require a redundant clock with
the same frequency as the reference clock, the switchover state machine generates
a signal that controls the multiplexer select input shown in
case, inclk1 becomes the reference clock for the PLL. This automatic switchover
can switch back and forth between the inclk0 and inclk1 clocks any number of
times, when one of the two clocks fails and the other clock is available.
Use the clkswitch input for user- or system-controlled switch conditions. This is
possible for same-frequency switchover or to switch between inputs of different
frequencies. For example, if inclk0 is 66 MHz and inclk1 is 200 MHz, you must
control the switchover because the automatic clock-sense circuitry cannot monitor
primary and secondary clock frequencies with a frequency difference of more than
20%. This feature is useful when clock sources can originate from multiple cards
on the backplane, requiring a system-controlled switchover between frequencies
of operation. Choose the secondary clock frequency so the VCO operates in the
recommended frequency range. Also, set the M, N, and C counters accordingly to
keep the VCO operating frequency in the recommended range.
figure, switchover is enabled on the falling edge of inclk1.
Figure
5–18:
shows a waveform example of the switchover feature when using
activeclock
clkbad0
clkbad1
muxout
inclk0
inclk1
(1)
(Note 1)
Cyclone IV Device Handbook, Volume 1
Figure
5–17. In this
5–29

Related parts for EP4CE55F23C6N