EPF10K50VRC240-3 Altera, EPF10K50VRC240-3 Datasheet - Page 124
![IC FLEX 10KV FPGA 50K 240-RQFP](/photos/6/70/67070/544-240-rqfp_sml.jpg)
EPF10K50VRC240-3
Manufacturer Part Number
EPF10K50VRC240-3
Description
IC FLEX 10KV FPGA 50K 240-RQFP
Manufacturer
Altera
Series
FLEX-10K®r
Datasheet
1.EPF10K10ATC100-3.pdf
(128 pages)
Specifications of EPF10K50VRC240-3
Number Of Logic Elements/cells
2880
Number Of Labs/clbs
360
Total Ram Bits
20480
Number Of I /o
189
Number Of Gates
116000
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
240-RQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1948
EPF10K50VRC240-3
EPF10K50VRC240-3
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPF10K50VRC240-3
Manufacturer:
ALTERA
Quantity:
12 388
Company:
Part Number:
EPF10K50VRC240-3
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EPF10K50VRC240-3
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EPF10K50VRC240-3N
Manufacturer:
ALTERA21
Quantity:
201
Configuration &
Operation
124
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
f
Figure 32. I
The FLEX 10K architecture supports several configuration schemes. This
section summarizes the device operating modes and available device
configuration schemes.
See Application Note 116 (Configuring APEX 20K, FLEX 10K & FLEX 6000
Devices) for detailed descriptions of device configuration options, device
configuration pins, and for information on configuring FLEX 10K devices,
including sample schematics, timing diagrams, and configuration
parameters.
Operating Modes
The FLEX 10K architecture uses SRAM configuration elements that
require configuration data to be loaded every time the circuit powers up.
The process of physically loading the SRAM data into the device is called
configuration. Before configuration, as VCC rises, the device initiates a
Power-On Reset (POR). This POR event clears the device and prepares it
for configuration. The FLEX 10K POR time does not exceed 50 s.
During initialization, which occurs immediately after configuration, the
device resets registers, enables I/O pins, and begins to operate as a logic
device. The I/O pins are tri-stated during power-up, and before and
during configuration. Together, the configuration and initialization
processes are called command mode; normal device operation is called user
mode.
CCACTIVE
EPF10K250A
I
Current (mA)
CC
Supply
vs. Operating Frequency (Part 3 of 3)
3,500
3,000
2,500
2,000
1,500
1,000
500
0
20
Frequency (MHz)
40
60
80
Altera Corporation
100