EPF10K50EQC240-2N Altera, EPF10K50EQC240-2N Datasheet - Page 41
![IC FLEX 10KE FPGA 50K 240-PQFP](/photos/6/72/67260/544-240-pqfp_sml.jpg)
EPF10K50EQC240-2N
Manufacturer Part Number
EPF10K50EQC240-2N
Description
IC FLEX 10KE FPGA 50K 240-PQFP
Manufacturer
Altera
Series
FLEX-10KE®r
Datasheet
1.EPF10K30ETC144-3.pdf
(100 pages)
Specifications of EPF10K50EQC240-2N
Number Of Logic Elements/cells
2880
Number Of Labs/clbs
360
Total Ram Bits
40960
Number Of I /o
189
Number Of Gates
199000
Voltage - Supply
2.3 V ~ 2.7 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
240-MQFP, 240-PQFP
Family Name
FLEX 10KE
Number Of Usable Gates
50000
Number Of Logic Blocks/elements
2880
# Registers
189
# I/os (max)
189
Frequency (max)
200MHz
Process Technology
CMOS
Operating Supply Voltage (typ)
2.5V
Logic Cells
2880
Ram Bits
40960
Device System Gates
199000
Operating Supply Voltage (min)
2.3V
Operating Supply Voltage (max)
2.7V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
240
Package Type
PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Altera Corporation
Notes to tables:
(1)
(2)
(3)
(4)
I/O
Configuration
t
t
t
f
f
f
t
t
t
t
CLK2
R
F
INDUTY
CLK1
CLKDEV
INCLKSTB
LOCK
JITTER
OUTDUTY
Table 13. ClockLock & ClockBoost Parameters for -2 Speed-Grade Devices
Symbol
To implement the ClockLock and ClockBoost circuitry with the MAX+PLUS II software, designers must specify the
input frequency. The Altera software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency.
The f
device operation. Simulation does not reflect this parameter.
Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If
the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during
configuration because the t
The t
t
INCLKSTB
CLKDEV
JITTER
Input rise time
Input fall time
Input duty cycle
Input clock frequency (ClockBoost
clock multiplication factor equals 1)
Input clock frequency (ClockBoost
clock multiplication factor equals 2)
Input deviation from user
specification in the MAX+PLUS II
software
Input clock stability (measured
between adjacent clocks)
Time required for ClockLock or
ClockBoost to acquire lock
Jitter on ClockLock or ClockBoost-
generated clock
Duty cycle for ClockLock or
ClockBoost-generated clock
is lower than 50 ps.
specification is measured under long-term observation. The maximum value for t
parameter specifies how much the incoming clock can differ from the specified frequency during
(1)
Parameter
(4)
This section discusses the peripheral component interconnect (PCI)
pull-up clamping diode option, slew-rate control, open-drain output
option, and MultiVolt I/O interface for FLEX 10KE devices. The PCI
pull-up clamping diode, slew-rate control, and open-drain output options
are controlled pin-by-pin via Altera software logic options. The MultiVolt
I/O interface is controlled by connecting V
V
Project Device Options dialog box (Assign menu).
LOCK
CCINT
value is less than the time required for configuration.
(3)
. Its effect can be simulated in the Altera software via the Global
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
t
t
INCLKSTB
INCLKSTB
Condition
< 100
< 50
Min
40
25
16
40
CCIO
Typ
50
to a different voltage than
25,000
JITTER
200
Max
37.5
100
250
60
75
10
60
5
5
(4)
is 200 ps if
(2)
PPM
Unit
MHz
MHz
ns
ns
ps
µs
ps
ps
%
%
41