EP3CLS70F484I7N Altera, EP3CLS70F484I7N Datasheet - Page 16

• Manufacturer Part Number: EP3CLS70F484I7N
• Description: IC FPGA CYCIII LS 70K 484-FBGA
• Manufacturer: Altera
• Series: Cyclone® IIIr

Specifications of EP3CLS70F484I7N

• Number Of Logic Elements/cells: 70208
• Number Of Labs/clbs: 4388
• Total Ram Bits: 3068928
• Number Of I /o: 278
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 484-FBGA
• Family Name: Cyclone III LS
• Number Of Logic Blocks/elements: 70208
• # I/os (max): 278
• Frequency (max): 437.5MHz
• Process Technology: 65nm
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 70208
• Ram Bits: 3068928
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 484
• Package Type: FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant

Page 16
f
f
f
f
The Logic Analyzer Interface requires JTAG connection and communicates with the
device through an Altera download cable. Additional LEs and I/Os are needed as
well.
For more information about ways to use the Logic Analyzer Interface feature for
debugging, refer to the
volume 3 of the Quartus II Handbook.
In-System Memory Content Editor
The In-System Memory Content Editor feature allows you to modify the content of
the memory or constant through the JTAG interface. This is useful in debugging for
design examples that perform read and write operation on the memory so that you
can check whether the design writes or reads the correct data to or from the memory.
Changes to the memory or constant can be done without interrupting the device's
functionality.
Specify that the memory or constant are modifiable when instantiating the
megafunction for the memory or constant. The In-System Memory Content Editor
requires JTAG connection and communicates with the device through an Altera
download cable. Additional LEs are needed when this feature is turned on.
For more information on ways to use the In-System Memory Content Editor to access
the on-chip memory, refer to the
in volume 3 of the Quartus II Handbook.
In-System Sources and Probes
This feature allows you to input simple virtual stimuli and capture the current value
of internal nodes in your design dynamically without the use of any external test
equipment. You can force trigger conditions set up using the SignalTap II Logic
Analyzer. The feature needs the altsource_probe megafunction instantiated in your
design before compilation and requires JTAG connection for the communication
through an Altera download cable. Additional LEs are needed when this feature is
used.
For more information on ways to use the In-System Source and Probes for debugging,
refer to the
the Quartus II Handbook.
Virtual JTAG Megafunction
Similar to the in-System Sources and Probes, the Virtual JTAG megafunction allows
you to apply virtual stimuli and capture the current value of internal nodes in your
design dynamically without the use of any external test equipment, albeit the Virtual
JTAG megafunction gives you a greater level of control but at the cost of greater
complexity. The feature needs the sld_virtual_jtag megafunction instantiated in your
design before compilation and requires JTAG connection for the communication
through an Altera download cable. Additional LEs are needed when this feature is
used.
For more information on ways to use the sld_virtual_jtag megafunction for
debugging, refer to the
Design Debugging Using In-System Sources and Probes
In-System Debugging Using External Logic Analyzers
sld_virtual_jtag Megafunction User
In-System Updating of Memory and Constants
Guide.
© November 2008 Altera Corporation
chapter in volume 3 of
Early System Planning
chapter in
chapter