EPF10K100EFI256-2 Altera, EPF10K100EFI256-2 Datasheet - Page 13
![IC FLEX 10KE FPGA 100K 256-FBGA](/photos/6/70/67063/544-256-fbga_sml.jpg)
EPF10K100EFI256-2
Manufacturer Part Number
EPF10K100EFI256-2
Description
IC FLEX 10KE FPGA 100K 256-FBGA
Manufacturer
Altera
Series
FLEX-10KE®r
Datasheet
1.EPF10K30ETC144-3.pdf
(100 pages)
Specifications of EPF10K100EFI256-2
Number Of Logic Elements/cells
4992
Number Of Labs/clbs
624
Total Ram Bits
49152
Number Of I /o
191
Number Of Gates
257000
Voltage - Supply
2.375 V ~ 2.625 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
256-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Altera Corporation
Figure 4. FLEX 10KE Device in Single-Port RAM Mode
Note:
(1)
EAB Local
Interconnect (1)
EPF10K30E, EPF10K50E, and EPF10K50S devices have 88 EAB local interconnect channels; EPF10K100E,
EPF10K130E, EPF10K200E, and EPF10K200S devices have 104 EAB local interconnect channels.
Dedicated
Clocks
2
Dedicated Inputs
& Global Signals
EABs can be used to implement synchronous RAM, which is easier to use
than asynchronous RAM. A circuit using asynchronous RAM must
generate the RAM write enable signal, while ensuring that its data and
address signals meet setup and hold time specifications relative to the
write enable signal. In contrast, the EAB’s synchronous RAM generates its
own write enable signal and is self-timed with respect to the input or write
clock. A circuit using the EAB’s self-timed RAM must only meet the setup
and hold time specifications of the global clock.
4
8, 9, 10, 11
8, 4, 2, 1
Chip-Wide
Reset
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
D
D
D
Q
Q
Q
Row Interconnect
Data In
Address
Write Enable
RAM/ROM
1,024
2,048
Data Out
256
512
16
8
4
2
D
Q
4, 8, 16, 32
Column Interconnect
4, 8, 16, 32
4, 8
13