EP2S30F484I4N Altera, EP2S30F484I4N Datasheet - Page 15

• Manufacturer Part Number: EP2S30F484I4N
• Description: IC STRATIX II FPGA 30K 484-FBGA
• Manufacturer: Altera
• Series: Stratix® IIr

Specifications of EP2S30F484I4N

• Number Of Logic Elements/cells: 33880
• Number Of Labs/clbs: 1694
• Total Ram Bits: 1369728
• Number Of I /o: 342
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 484-FBGA
• Family Name: Stratix II
• Number Of Logic Blocks/elements: 33880
• # I/os (max): 342
• Frequency (max): 711.24MHz
• Process Technology: 90nm (CMOS)
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 33880
• Ram Bits: 1369728
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 484
• Package Type: FC-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 544-1894; EP2S30F484I4N

Figure 2–5. High-Level Block Diagram of the Stratix II ALM
Altera Corporation
May 2007
datae0
datae1
dataf0
dataf1
dataa
datab
datad
datac
Combinational
Logic
completely backward-compatible with four-input LUT architectures. One
ALM can also implement any function of up to six inputs and certain
seven-input functions.
In addition to the adaptive LUT-based resources, each ALM contains two
programmable registers, two dedicated full adders, a carry chain, a
shared arithmetic chain, and a register chain. Through these dedicated
resources, the ALM can efficiently implement various arithmetic
functions and shift registers. Each ALM drives all types of interconnects:
local, row, column, carry chain, shared arithmetic chain, register chain,
and direct link interconnects.
diagram of the Stratix II ALM while
all the connections in the ALM.
shared_arith_out
shared_arith_in
carry_out
carry_in
adder0
adder1
reg_chain_out
reg_chain_in
Figure 2–5
Figure 2–6
Stratix II Device Handbook, Volume 1
shows a high-level block
D
D
reg0
reg1
Q
Q
shows a detailed view of
Stratix II Architecture
To general or
To general or
To general or
To general or
local routing
local routing
local routing
local routing
2–7