EP20K600EFC672-1X Altera, EP20K600EFC672-1X Datasheet - Page 31

IC APEX 20KE FPGA 600K 672-FBGA

EP20K600EFC672-1X

Manufacturer Part Number
EP20K600EFC672-1X
Description
IC APEX 20KE FPGA 600K 672-FBGA
Manufacturer
Altera
Series
APEX-20K®r
Datasheet

Specifications of EP20K600EFC672-1X

Number Of Logic Elements/cells
24320
Number Of Labs/clbs
2432
Total Ram Bits
311296
Number Of I /o
508
Number Of Gates
1537000
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-2096

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP20K600EFC672-1X
Manufacturer:
ALTERA
Quantity:
5
Part Number:
EP20K600EFC672-1X
Manufacturer:
ALTERA
Quantity:
1 238
Part Number:
EP20K600EFC672-1X
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP20K600EFC672-1X
Manufacturer:
ALTERA
Quantity:
1
Part Number:
EP20K600EFC672-1X
Manufacturer:
XILINX
0
Part Number:
EP20K600EFC672-1X
Manufacturer:
ALTERA
0
Part Number:
EP20K600EFC672-1XN
Manufacturer:
ALTERA
Quantity:
1 000
Altera Corporation
Figure 18. Deep Memory Block Implemented with Multiple ESBs
The ESB implements two forms of dual-port memory: read/write clock
mode and input/output clock mode. The ESB can also be used for
bidirectional, dual-port memory applications in which two ports read or
write simultaneously. To implement this type of dual-port memory, two
or four ESBs are used to support two simultaneous reads or writes. This
functionality is shown in
Figure 19. APEX 20K ESB Implementing Dual-Port RAM
Clock A
APEX 20K Programmable Logic Device Family Data Sheet
ESB
ESB
ESB
Address Decoder
address_a[]
data_a[]
we_a
clkena_a
Figure
Port A
19.
address_b[]
clkena_b
Port B
data_b[]
we_b
to System Logic
Clock B
31

Related parts for EP20K600EFC672-1X