EP3SL150F1152C2N Altera, EP3SL150F1152C2N Datasheet - Page 26
EP3SL150F1152C2N
Manufacturer Part Number
EP3SL150F1152C2N
Description
IC STRATX III FPGA 150K 1152FBGA
Manufacturer
Altera
Series
Stratix® IIIr
Datasheets
1.EP3SL150F780C4N.pdf
(16 pages)
2.EP3SL150F780C4N.pdf
(332 pages)
3.EP3SL150F780C4N.pdf
(456 pages)
Specifications of EP3SL150F1152C2N
Number Of Logic Elements/cells
142500
Number Of Labs/clbs
5700
Total Ram Bits
6390
Number Of I /o
744
Voltage - Supply
0.86 V ~ 1.15 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-FBGA
For Use With
544-2568 - KIT DEVELOPMENT STRATIX III
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-2409
EP3SL150F1152C2NES
EP3SL150F1152C2NES
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3SL150F1152C2N
Manufacturer:
ALTERA
Quantity:
20 000
- Current page: 26 of 332
- Download datasheet (4Mb)
1–26
Table 1–28. Sampling Window (SW)—Read Side
Stratix III Device Handbook, Volume 2
DDR3 SDRAM (with 8 or
10 tap phase offset,
300 MHz–400 MHz)
DDR3 SDRAM (with
Deskew circuitry,
401 MHz–533 MHz)
DDR3 SDRAM
(Non-leveling interface)
DDR2 SDRAM Differential
DQS
DDR2 SDRAM
Single-ended DQS
DDR SDRAM
Single-ended DQS
QDRII/II+ SRAM
QDRII/II+ SRAM
Emulation
QDRII/II+ SRAM
QDRII/II+ SRAM
Emulation
RLDRAM II
RLDRAM II
Notes to
(1) The values apply to Column I/Os, Row I/Os and Hybrid mode interface. Column I/Os refer to top and bottom I/Os. Hybrid mode refers to DQ/DQS groups
(2) For implementation, refer to the “Supporting ×36 QDRII+/QDRII SRAM Interfaces in the F780 and F1152-Pin Packages” section in the
wrapping over Column I/Os and Row I/Os of the device.
Interfaces in Stratix III Devices
Memory Type
Table
(2)
(2)
1–28:
.
Standard
chapter.
1.5-V
1.5-V
1.5-V
1.8-V
1.8-V
2.5-V
1.5-V
HSTL
1.5-V
HSTL
1.8-V
HSTL
1.8-V
HSTL
1.5-V
HSTL
1.8-V
HSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
I/O
×9, ×18,
×9, ×18,
×9, ×18
×9, ×18
×4, ×8
×4, ×8
×4, ×8
×4, ×8
×4, ×8
×4, ×8
Width
×36
×36
×36
×36
(Note 1)
Setup
172
300
172
181
231
231
261
261
261
261
211
211
V
CCL
SW (ps)
= 1.1 V
Chapter 1: Stratix III Device Datasheet: DC and Switching Characteristics
C2
Hold
296
213
296
306
256
256
286
328
286
328
336
336
Setup
234
234
234
284
284
314
314
314
314
264
264
V
—
CCL
SW (ps)
C3, I3
= 1.1 V
Hold
296
296
326
276
261
291
337
291
337
356
356
—
Setup
257
257
257
307
307
337
337
337
337
287
287
V
—
CCL
SW (ps)
C4, I4
= 1.1 V
© July 2010 Altera Corporation
Hold
311
311
326
276
261
291
350
291
350
356
356
—
Switching Characteristics
Setup
257
257
257
307
307
337
337
337
337
287
287
V
—
C4L, I4L
CCL
SW (ps)
= 1.1 V
Hold
311
311
326
276
261
291
350
291
350
356
356
—
External Memory
Setup
257
257
257
307
307
337
337
337
337
287
287
V
—
CCL
C4L, I4L
SW (ps)
= 0.9 V
Hold
311
311
326
276
261
291
350
291
350
356
356
—
Related parts for EP3SL150F1152C2N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: