EP2S130F1020I4 Altera, EP2S130F1020I4 Datasheet - Page 98

no-image

EP2S130F1020I4

Manufacturer Part Number
EP2S130F1020I4
Description
IC STRATIX II FPGA 130K 1020FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S130F1020I4

Number Of Logic Elements/cells
132540
Number Of Labs/clbs
6627
Total Ram Bits
6747840
Number Of I /o
742
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1020-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1786

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S130F1020I4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S130F1020I4
Manufacturer:
ALTERA
0
Part Number:
EP2S130F1020I4
Manufacturer:
ALTERA
Quantity:
60
Part Number:
EP2S130F1020I4
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2S130F1020I4N
Manufacturer:
ALTERA
Quantity:
238
Part Number:
EP2S130F1020I4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S130F1020I4N
Manufacturer:
ALTERA
0
Part Number:
EP2S130F1020I4N
Manufacturer:
ALTERA
Quantity:
60
Part Number:
EP2S130F1020I4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2S130F1020I4N
0
I/O Structure
2–90
Stratix II Device Handbook, Volume 1
Series termination without
calibration
Table 2–17. On-Chip Termination Support by I/O Banks (Part 1 of 2)
On-Chip Termination Support
Table 2–17
3.3-V LVTTL
3.3-V LVCMOS
2.5-V LVTTL
2.5-V LVCMOS
1.8-V LVTTL
1.8-V LVCMOS
1.5-V LVTTL
1.5-V LVCMOS
SSTL-2 Class I and II
SSTL-18 Class I
SSTL-18 Class II
1.8-V HSTL Class I
1.8-V HSTL Class II
1.5-V HSTL Class I
1.2-V HSTL
I/O Standard Support
shows the Stratix II on-chip termination support per I/O bank.
Top & Bottom Banks
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
Left & Right Banks
Altera Corporation
v
v
v
v
v
v
v
v
v
v
v
v
May 2007

Related parts for EP2S130F1020I4