EP2S130F1508I4 Altera, EP2S130F1508I4 Datasheet - Page 15

IC STRATIX II FPGA 130K 1508FBGA

EP2S130F1508I4

Manufacturer Part Number
EP2S130F1508I4
Description
IC STRATIX II FPGA 130K 1508FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S130F1508I4

Number Of Logic Elements/cells
132540
Number Of Labs/clbs
6627
Total Ram Bits
6747840
Number Of I /o
1126
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1508-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-2161

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S130F1508I4
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP2S130F1508I4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S130F1508I4
Manufacturer:
ALTERA
0
Part Number:
EP2S130F1508I4
Manufacturer:
ALTERA
Quantity:
89
Part Number:
EP2S130F1508I4
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP2S130F1508I4
Quantity:
8
Part Number:
EP2S130F1508I4K
Manufacturer:
ALTERA
0
Part Number:
EP2S130F1508I4N
Manufacturer:
ALTERA
Quantity:
650
Part Number:
EP2S130F1508I4N
Manufacturer:
XILINX
0
Part Number:
EP2S130F1508I4N
Manufacturer:
ALTERA
0
Part Number:
EP2S130F1508I4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Figure 2–5. High-Level Block Diagram of the Stratix II ALM
Altera Corporation
May 2007
datae0
datae1
dataf0
dataf1
dataa
datab
datad
datac
Combinational
Logic
completely backward-compatible with four-input LUT architectures. One
ALM can also implement any function of up to six inputs and certain
seven-input functions.
In addition to the adaptive LUT-based resources, each ALM contains two
programmable registers, two dedicated full adders, a carry chain, a
shared arithmetic chain, and a register chain. Through these dedicated
resources, the ALM can efficiently implement various arithmetic
functions and shift registers. Each ALM drives all types of interconnects:
local, row, column, carry chain, shared arithmetic chain, register chain,
and direct link interconnects.
diagram of the Stratix II ALM while
all the connections in the ALM.
shared_arith_out
shared_arith_in
carry_out
carry_in
adder0
adder1
reg_chain_out
reg_chain_in
Figure 2–5
Figure 2–6
Stratix II Device Handbook, Volume 1
shows a high-level block
D
D
reg0
reg1
Q
Q
shows a detailed view of
Stratix II Architecture
To general or
To general or
To general or
To general or
local routing
local routing
local routing
local routing
2–7

Related parts for EP2S130F1508I4