XC2S50E-6PQ208C Xilinx Inc, XC2S50E-6PQ208C Datasheet - Page 38

IC FPGA 1.8V 384 CLB'S 208-PQFP

XC2S50E-6PQ208C

Manufacturer Part Number
XC2S50E-6PQ208C
Description
IC FPGA 1.8V 384 CLB'S 208-PQFP
Manufacturer
Xilinx Inc
Series
Spartan™-IIEr
Datasheet

Specifications of XC2S50E-6PQ208C

Number Of Logic Elements/cells
1728
Number Of Labs/clbs
384
Total Ram Bits
32768
Number Of I /o
146
Number Of Gates
50000
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
208-BFQFP
Case
QFP208
Dc
03+
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
122-1205

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2S50E-6PQ208C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2S50E-6PQ208C
Manufacturer:
XILINX
0
Part Number:
XC2S50E-6PQ208C
Manufacturer:
XILINX
Quantity:
1
Part Number:
XC2S50E-6PQ208C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Spartan-IIE FPGA Family: DC and Switching Characteristics
IOB Input Delay Adjustments for Different Standards
Input delays associated with the pad are specified for LVTTL. For other standards, adjust the delays by the values shown. A
delay adjusted in this way constitutes a worst-case limit.
38
Data Input Delay Adjustments
T
T
T
T
ILVCMOS18
T
Symbol
ILVCMOS2
T
T
T
T
T
T
IPCI33_3
IPCI66_3
ILVPECL
T
T
T
ISSTL2
ISSTL3
ILVTTL
ILVDS
IGTLP
IHSTL
IAGP
IGTL
ICTT
Standard-specific data input delay
adjustments
Description
www.xilinx.com
LVTTL
LVCMOS2
LVCMOS18
LVDS
LVPECL
PCI, 33 MHz, 3.3V
PCI, 66 MHz, 3.3V
GTL
GTL+
HSTL
SSTL2
SSTL3
CTT
AGP
Standard
–0.11
0.20
0.15
0.15
0.08
0.14
0.14
0.04
0.04
0.04
0.10
0.04
-7
0
0
Speed Grade
DS077-3 (v2.3) June 18, 2008
–0.11
0.20
0.15
0.15
0.08
0.14
0.14
0.04
0.04
0.04
0.10
0.04
Product Specification
-6
0
0
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
R

Related parts for XC2S50E-6PQ208C