XC3S200-5TQG144C Xilinx Inc, XC3S200-5TQG144C Datasheet - Page 111
![SPARTAN-3A FPGA 200K 144-TQFP](/photos/6/70/67094/144tqfp_sml.jpg)
XC3S200-5TQG144C
Manufacturer Part Number
XC3S200-5TQG144C
Description
SPARTAN-3A FPGA 200K 144-TQFP
Manufacturer
Xilinx Inc
Series
Spartan™-3r
Datasheet
1.XC3S50-4VQG100C.pdf
(217 pages)
Specifications of XC3S200-5TQG144C
Number Of Logic Elements/cells
4320
Number Of Labs/clbs
480
Total Ram Bits
221184
Number Of I /o
97
Number Of Gates
200000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC3S200-5TQG144C
Manufacturer:
XILINX
Quantity:
410
- Current page: 111 of 217
- Download datasheet (6Mb)
Table 73: DonePin and DriveDone Bitstream Option Interaction
M2, M1, M0: Configuration Mode Selection
The M2, M1, and M0 inputs select the FPGA configuration
mode, as described in
the mode pins are sampled on the rising edge of INIT_B.
Table 74: Spartan-3 Mode Select Settings
Before and during configuration, the mode pins have an inter-
nal pull-up resistor to VCCAUX, regardless of the HSWAP_EN
pin. If the mode pins are unconnected, then the FPGA defaults
to the Slave Serial configuration mode. After configuration suc-
cessfully completes, any levels applied to these input are
ignored. Furthermore, the bitstream generator options M0Pin,
M1Pin, and M2Pin determines whether a pull-up resistor,
pull-down resistor, or no resistor is present on its respective
mode pin, M0, M1, or M2.
HSWAP_EN: Disable Pull-up Resistors During
Configuration
As shown in
pull-up resistors on all user I/Os not actively involved in the
DS099-4 (v2.5) December 4, 2009
Product Specification
Notes:
1.
Master Serial
Slave Serial
Master Parallel
Slave Parallel
JTAG
Reserved
Reserved
Reserved
After Configuration
DonePin
Pullnone
Pullnone
Pullnone
Pullnone
Pullup
Pullup
Pullup
Pullup
Configuration Mode
X = don’t care, either 0 or 1.
Table
R
DriveDone
75, a Low on this asynchronous pin enables
Yes
Yes
Yes
Yes
No
No
No
No
Table
74. The logic levels applied to
Single- or Multi-
FPGA Design
M2
X
0
1
0
1
1
0
0
1
Single
Single
Single
Single
Multi
Multi
Multi
Multi
M1
X
0
1
1
1
0
0
1
0
External pull-up resistor, with value between 330Ω to 3.3kΩ , required on
DONE.
External pull-up resistor, with value between 330Ω to 3.3kΩ , required on
common node connecting to all DONE pins.
OK, no external requirements.
DriveDone on last device in daisy-chain only. No external requirements.
OK, but pull-up on DONE pin has slow rise time. May require 330Ω
pull-up resistor for high CCLK frequencies.
External pull-up resistor, with value between 330Ω to 3.3kΩ , required on
common node connecting to all DONE pins.
OK, no external requirements.
DriveDone on last device in daisy-chain only. No external requirements.
M0
X
0
1
1
0
1
1
0
0
www.xilinx.com
configuration process, although only until device configuration
completes. A High disables the pull-up resistors during config-
uration, which is the desired state for some applications.
The dedicated configuration CONFIG pins (CCLK, DONE,
PROG_B, HSWAP_EN, M2, M1, M0), the JTAG pins (TDI,
TMS, TCK, TDO) and the INIT_B always have active pull-up
resistors during configuration, regardless of the value on
HSWAP_EN.
After configuration, HSWAP_EN becomes a "don’t care" input
and any pull-up resistors previously enabled by HSWAP_EN
are disabled. If a user I/O in the application requires a pull-up
resistor after configuration, place a PULLUP primitive on the
associated I/O pin or, for some pins, set the associated bit-
stream generator option.
Table 75: HSWAP_EN Encoding
The Bitstream generator option HswapenPin determines
whether a pull-up resistor to VCCAUX, a pull-down resistor,
or no resistor is present on HSWAP_EN after configuration.
Notes:
1.
During Configuration
After Configuration, User Mode
HSWAP_EN
X = don’t care, either 0 or 1.
X
0
1
Spartan-3 FPGA Family: Pinout Descriptions
Comments
Enable pull-up resistors on all pins not
actively involved in the configuration
process. Pull-ups are only active until
configuration completes. See
No pull-up resistors during configuration.
This pin has no function except during
device configuration.
Function
Table
78.
111
Related parts for XC3S200-5TQG144C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC3S200-4TQG144C](/photos/6/70/67094/144tqfp_tmb.jpg)
Part Number:
Description:
IC SPARTAN-3 FPGA 200K 144-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S200-4PQG208C](/photos/6/71/67100/pq208_tmb.jpg)
Part Number:
Description:
IC SPARTAN-3 FPGA 200K 208-PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S200-4VQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
SPARTAN-3A FPGA 200K STD 100VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S200-4VQG100I](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
SPARTAN-3A FPGA 200K STD 100VQFP
Manufacturer:
Xilinx Inc
![XC3S200-4FTG256I](/photos/6/71/67101/pk053-256_tmb.jpg)
Part Number:
Description:
SPARTAN3A FPGA 200K STD 256FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S200-4TQ144I](/images/no-image3.png)
Part Number:
Description:
IC FPGA SPARTAN 3 144TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S200-4FT256C](/images/no-image3.png)
Part Number:
Description:
FLASH PROMS
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S200-4VQ100I](/images/no-image3.png)
Part Number:
Description:
FIELD PROGRAMMABLE G A
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S200-4FT256I](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3 Family 200K Gates 4320 Cells 630MHz 90nm Technology 1.2V 256-Pin FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S200-4FTG256C](/photos/6/71/67101/pk053-256_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3 Family 200K Gates 4320 Cells 630MHz 90nm Technology 1.2V 256-Pin FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S200-4PQ208C](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3 Family 200K Gates 4320 Cells 630MHz 90nm Technology 1.2V 208-Pin PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S200-4PQ208I](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3 Family 200K Gates 4320 Cells 630MHz 90nm Technology 1.2V 208-Pin PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S200-4TQ144C](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3 Family 200K Gates 4320 Cells 630MHz 90nm Technology 1.2V 144-Pin TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S200-4TQG144I](/photos/6/70/67094/144tqfp_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3 Family 200K Gates 4320 Cells 630MHz 90nm Technology 1.2V 144-Pin TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S200-4VQ100C](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3 Family 200K Gates 4320 Cells 630MHz 90nm Technology 1.2V 100-Pin VTQFP
Manufacturer:
Xilinx Inc
Datasheet: