XC3S500E-4PQG208I Xilinx Inc, XC3S500E-4PQG208I Datasheet - Page 160
XC3S500E-4PQG208I
Manufacturer Part Number
XC3S500E-4PQG208I
Description
IC FPGA SPARTAN-3E 500K 208-PQFP
Manufacturer
Xilinx Inc
Series
Spartan™-3Er
Datasheet
1.XC3S100E-4VQG100C.pdf
(233 pages)
Specifications of XC3S500E-4PQG208I
Package / Case
208-MQFP, 208-PQFP
Mounting Type
Surface Mount
Voltage - Supply
1.1 V ~ 3.465 V
Operating Temperature
-40°C ~ 100°C
Number Of I /o
158
Number Of Logic Elements/cells
*
Number Of Gates
*
No. Of Logic Blocks
1564
No. Of Gates
500000
No. Of Macrocells
10476
Family Type
Spartan-3E
No. Of Speed Grades
4
No. Of I/o's
158
Clock
RoHS Compliant
Total Ram Bits
368640
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC3S500E-4PQG208I
Manufacturer:
Xilinx Inc
Quantity:
10 000
- Current page: 160 of 233
- Download datasheet (6Mb)
DC and Switching Characteristics
IEEE 1149.1/1553 JTAG Test Access Port Timing
Table 123: Timing for the JTAG Test Access Port
160
Notes:
1.
Clock-to-Output Times
T
Setup Times
T
T
Hold Times
T
T
Clock Timing
T
T
F
TCKTDO
TDITCK
TMSTCK
TCKTDI
TCKTMS
CCH
CCL
TCK
The numbers in this table are based on the operating conditions set forth in
Symbol
TCK
TMS
TDI
TDO
(Input)
(Input)
(Input)
(Output)
The time from the falling transition on the TCK pin
to data appearing at the TDO pin
The time from the setup of data at the TDI pin to
the rising transition at the TCK pin
The time from the setup of a logic level at the TMS
pin to the rising transition at the TCK pin
The time from the rising transition at the TCK pin
to the point when data is last held at the TDI pin
The time from the rising transition at the TCK pin
to the point when a logic level is last held at the
TMS pin
The High pulse width at the TCK pin
The Low pulse width at the TCK pin
Frequency of the TCK signal
Description
T
TDITCK
T
TMSTCK
Figure 79: JTAG Waveforms
www.xilinx.com
T
TCKTDI
T
TCKTMS
Table
77.
T
TCKTDO
Min
1.0
7.0
7.0
All Speed Grades
0
0
5
5
-
T
CCH
1/F
TCK
DS312-3 (v3.8) August 26, 2009
Max
11.0
30
-
-
-
-
-
-
T
CCL
Product Specification
DS312-3_79_032409
Units
MHz
ns
ns
ns
ns
ns
ns
ns
R
Related parts for XC3S500E-4PQG208I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC SPARTAN-3E FPGA 500K 320FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 132CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 256FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 256FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 320-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA SPARTAN 3E 320FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Spartan®-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 256-Pin FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Spartan®-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 208-Pin PQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Spartan®-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 208-Pin PQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Spartan®-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 256-Pin FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Spartan®-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 132-Pin CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Spartan-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 320-Pin FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 100-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 132CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 320-FBGA
Manufacturer:
Xilinx Inc
Datasheet: