XC6SLX25-3FGG484C Xilinx Inc, XC6SLX25-3FGG484C Datasheet
![no-image](/images/no-image-200.jpg)
XC6SLX25-3FGG484C
Specifications of XC6SLX25-3FGG484C
Available stocks
Related parts for XC6SLX25-3FGG484C
XC6SLX25-3FGG484C Summary of contents
Page 1
DS160 (v1.7) March 21, 2011 General Description The Spartan®-6 family provides leading system integration capabilities with the lowest total cost for high-volume applications. The thirteen-member family delivers expanded densities ranging from 3,840 to 147,443 logic cells, with half the power ...
Page 2
... XC6SLX25 24,051 3,758 30,064 XC6SLX45 43,661 6,822 54,576 XC6SLX75 74,637 11,662 93,296 XC6SLX100 101,261 15,822 126,576 XC6SLX150 147,443 23,038 184,304 XC6SLX25T 24,051 3,758 30,064 XC6SLX45T 43,661 6,822 54,576 XC6SLX75T 74,637 11,662 93,296 XC6SLX100T 101,261 15,822 126,576 XC6SLX150T 147,443 23,038 184,304 Notes: 1 ...
Page 3
... XC6SLX9 106 102 XC6SLX16 106 XC6SLX25 XC6SLX45 XC6SLX75 XC6SLX100 XC6SLX150 XC6SLX25T XC6SLX45T XC6SLX75T XC6SLX100T XC6SLX150T Notes: 1. There is no memory controller on the devices in these packages. 2. Memory controller block support the XC6SLX9 and XC6SLX16 devices in the CSG225 package. There is no memory controller in the XC6SLX4 ...
Page 4
... FPGA. The Spartan-6 FPGA configures itself from a directly attached industry-standard SPI serial flash PROM. The Spartan-6 FPGA can configure itself via BPI when connected to an industry-standard parallel NOR flash. Note that BPI configuration is not supported in the XC6SLX4, XC6SLX25, and XC6SLX25T nor is BPI available when using Spartan-6 FPGAs in TQG144 and CPG196 packages. ...
Page 5
Clock Management Each Spartan-6 FPGA has up to six CMTs, each consisting of two DCMs and one PLL, which can be used individually or concatenated. DCM The DCM provides four phases of the input frequency (CLKIN): shifted 0°, 90°, 180°, ...
Page 6
Block RAM Every Spartan-6 FPGA has between 12 and 268 dual-port block RAMs, each storing 18 Kb. Each block RAM has two completely independent ports that share only the stored data. Synchronous Operation Each memory access, whether read or write, ...
Page 7
Input/Output The number of I/O pins varies from 102 to 576, depending on device and package size. Each I/O pin is configurable and can comply with a large number of standards, using up to 3.3V. The Spartan-6 FPGA SelectIO Resources ...
Page 8
Low-Power Gigabit Transceiver Ultra-fast data transmission between ICs, over the backplane, or over longer distances is becoming increasingly popular and important. It requires specialized dedicated on-chip circuitry and differential I/O capable of coping with the signal integrity issues at these ...
Page 9
Spartan-6 FPGA Ordering Information The Spartan-6 FPGA ordering information shown in X-Ref Target - Figure 1 Example: XC6SLX100T-2FGG676C Device Type Speed Grade (1) (-L1 , -2, -3, -N3 Note: 1) -L1 is the ordering code for the lower power, -1L ...
Page 10
... Input and Output www.xilinx.com Spartan-6 Family Overview Multi-voltage, multi-standard SelectIO™ interface sections on page 1. Clarified PCI support on 2, revised user I/O counts, removed the XC6SLX25 in CLBs, Slices, and LUTs, Frequency Block. Clarified I/O pin range, V section. and Table 2 including adding the XC6SLX75 and section ...
Page 11
Spartan-6 FPGA Documentation Complete and up-to-date documentation of the Spartan-6 family of FPGAs is available on the Xilinx website at http://www.xilinx.com/support/documentation/spartan-6.htm. In addition to the most recent Spartan-6 Family Overview, the following files are also available for download: Spartan-6 FPGA ...