XC3SD1800A-4CSG484C Xilinx Inc, XC3SD1800A-4CSG484C Datasheet - Page 2

• Manufacturer Part Number: XC3SD1800A-4CSG484C
• Description: SPARTAN-3ADSP FPGA 1800K 484CSA
• Manufacturer: Xilinx Inc
• Series: Spartan™-3A DSPr

Specifications of XC3SD1800A-4CSG484C

• Total Ram Bits: 1548288
• Number Of Logic Elements/cells: 37440
• Number Of Labs/clbs: 4160
• Number Of I /o: 309
• Number Of Gates: 1800000
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 484-FBGA, CSPBGA
• No. Of Logic Blocks: 37440
• No. Of Gates: 1800000
• No. Of Macrocells: 37440
• Family Type: Spartan-3A
• No. Of Speed Grades: 4
• No. Of I/o's: 309
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 122-1574 - KIT DEVELOPMENT SPARTAN 3ADSP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 122-1537

Extended Spartan-3A Family Features
This section describes the features of the Extended Spartan-3A family of FPGAs.
•
•
•
•
•
DS706 (v1.1) February 2, 2011
Product Specification
Very low-cost, high-performance logic solution for high-
volume, cost-conscious applications
•
•
Flexible power management
•
•
•
•
•
Leading connectivity platform
•
•
•
•
•
•
•
•
•
Abundant, flexible logic resources
•
•
•
•
Dedicated resources for high-speed digital signal
processing applications
•
•
Use fewer standard components
Increase system reliability
Low 1.2V core voltage
Selectable I/O voltage with 3.3V, 2.5V, 1.8V, 1.5V,
and 1.2V signaling
Full 3.3V ±10% compatibility and hot swap
compliance
Dual-range auxiliary voltage allows 3.3V setting to
simplify 3.3V-only design
Suspend and hibernate modes reduce system power
Multi-standard SelectIO™ interface pins support
most popular and emerging signaling standards
Up to 519 I/O pins or 227 differential signal pairs
LVCMOS, LVTTL, HSTL, SSTL single-ended I/O
Selectable output drive, up to 24 mA per pin
QUIETIO standard reduces I/O switching noise
640+ Mb/s data transfer rate per differential I/O
LVDS, RSDS, mini-LVDS, HSTL/SSTL differential
I/O with integrated differential termination resistors
Enhanced Double Data Rate (DDR) support
Compliant to 32-/64-bit, 33/66 MHz PCI™ technology
Densities up to 53,712 logic cells, including
optional shift register or distributed RAM support
Efficient wide multiplexers and wide logic improve
performance and density
Fast look-ahead carry logic
IEEE 1149.1/1532 JTAG programming/debug port
18-bit by 18-bit multiplier with optional pipeline
250 MHz XtremeDSP™ DSP48A block in the
largest two devices
-
-
-
-
R
48-bit accumulator for multiply-accumulate
(MAC) operation
Integrated 18-bit pre-adder for multiply or
multiply-add operation
Optional cascaded Multiply or MAC
Fills the DSP performance gap between DSP
processors and high-end custom solutions
www.xilinx.com
•
•
•
•
•
•
•
•
•
•
Precise clock management with up to eight Digital
Clock Managers (DCMs)
•
•
•
•
Integrated flash memory in Spartan-3AN devices
•
•
•
•
Eight low-skew global clock networks, eight additional
clocks per half device, plus abundant low-skew routing
Hierarchical SelectRAM memory architecture
•
•
•
Configuration interface to industry-standard PROMs
•
•
•
•
Complete Xilinx
system software support
•
MicroBlaze
•
•
Low-cost QFP and BGA packaging, Pb-free options
•
Low-cost starter kits from Xilinx, distributors, and third
parties
•
XA versions
Clock skew elimination (delay locked loop)
Frequency synthesis, multiplication, division
High-resolution phase shifting
Wide frequency range (5 MHz to over 320 MHz)
Up to 16 Mb of internal flash for configuration and
application storage
Up to 11 Mb of user storage available for
embedded processing, code shadowing, or
scratchpad memory
Enables single-chip board designs for space-
conscious applications
Enhanced design security with flash memory
protection and security register
Up to 2.2 Mb of fast block RAM with byte write
enables for processor applications
Up to 373 Kb of efficient distributed RAM
External DDR/DDR2 SDRAM support up to
400 Mb/s
Low-cost, space-saving SPI serial flash PROM
x8 or x8/x16 parallel NOR flash PROM
Low-cost Xilinx
Load multiple bitstreams under FPGA control with
MultiBoot capability
Industry’s most comprehensive IP library
Integrate soft processor into FPGA to reduce Bill of
Materials
Reduce obsolescence risks with soft processors
Common footprints support easy density migration
Complete starter kits designed for cost-sensitive,
high-volume applications with design examples
and
available for Automotive applications
Extended Spartan-3A Family Overview
PicoBlaze
ISE
Platform Flash
and free
embedded processors
WebPACK
with JTAG
development
2