XC2VP2-5FGG256C Xilinx Inc, XC2VP2-5FGG256C Datasheet - Page 17
![no-image](/images/no-image-200.jpg)
XC2VP2-5FGG256C
Manufacturer Part Number
XC2VP2-5FGG256C
Description
IC FPGA VIRTEX-II PRO 256-FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-II Pror
Datasheet
1.XC2VP20-5FGG676C.pdf
(430 pages)
Specifications of XC2VP2-5FGG256C
Number Of Logic Elements/cells
3168
Number Of Labs/clbs
352
Total Ram Bits
221184
Number Of I /o
140
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
256-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC2VP2-5FGG256C
Manufacturer:
XILINX
Quantity:
325
- Current page: 17 of 430
- Download datasheet (4Mb)
Disparity Control
The 8B/10B encoder is initialized with a negative running
disparity. Unique control allows forcing the current running
disparity state.
TXRUNDISP signals its current running disparity. This may
be useful in those cases where there is a need to manipu-
late the initial running disparity value.
Bits TXCHARDISPMODE and TXCHARDISPVAL control
the generation of running disparity before each byte.
For example, the transceiver can generate the sequence
or
by specifying inverted running disparity for the second and
fourth bytes.
Transmit FIFO
Proper operation of the circuit is only possible if the FPGA
clock (TXUSRCLK) is frequency-locked to the reference
clock (REFCLK). Phase variations up to one clock cycle are
allowable. The FIFO has a depth of four. Overflow or under-
flow conditions are detected and signaled at the interface.
Bypassing of this FIFO is programmable.
8B/10B Encoder
Note: In the RocketIO transceiver, the most-significant byte is
A bypassable 8B/10B encoder is included. The encoder uses
the same 256 data characters and 12 control characters
used by Gigabit Ethernet, Fibre Channel, and InfiniBand.
The encoder accepts 8 bits of data along with a K-character
signal for a total of 9 bits per character applied, and
generates a 10 bit character for transmission. If the
K-character signal is High, the data is encoded into one of
the twelve possible K-characters available in the 8B/10B
code. If the K-character input is Low, the 8 bits are encoded
as standard data. If the K-character input is High, and a
user applies other than one of the twelve possible
combinations, TXKERR indicates the error.
8B/10B Decoder
Note: In the RocketIO transceiver, the most-significant byte is
An optional 8B/10B decoder is included. A programmable
option allows the decoder to be bypassed. When the
8B/10B decoder is bypassed, the 10-bit character order is,
for example,
The decoder uses the same table that is used for Gigabit
Ethernet, Fibre Channel, and InfiniBand. In addition to
DS083 (v4.7) November 5, 2007
Product Specification
K28.5+ K28.5+ K28.5– K28.5–
K28.5– K28.5– K28.5+ K28.5+
RXCHARISK[0]
RXRUNDISP[0]
RXDATA[7:0]
sent first; in the RocketIO X transceiver, the least-signifi-
cant byte is sent first.
sent first; in the RocketIO X transceiver, the
least-significant byte is sent first.
R
(last bit received is RXDATA[0])
(first bit received)
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Functional Description
www.xilinx.com
decoding all data and K-characters, the decoder has sev-
eral extra features. The decoder separately detects both
“disparity errors” and “out-of-band” errors. A disparity error
is the reception of 10-bit character that exists within the
8B/10B table but has an incorrect disparity. An out-of-band
error is the reception of a 10-bit character that does not exist
within the 8B/10B table. It is possible to obtain an
out-of-band error without having a disparity error. The
proper disparity is always computed for both legal and ille-
gal characters. The current running disparity is available at
the RXRUNDISP signal.
The 8B/10B decoder performs a unique operation if
out-of-band data is detected. If out-of-band data is
detected, the decoder signals the error and passes the ille-
gal 10-bits through and places them on the outputs. This
can be used for debugging purposes if desired.
The decoder also signals the reception of one of the 12 valid
K-characters. In addition, a programmable comma detect is
included. The comma detect signal registers a comma on
the receipt of any comma+, comma–, or both. Since the
comma is defined as a 7-bit character, this includes several
out-of-band characters. Another option allows the decoder
to detect only the three defined commas (K28.1, K28.5, and
K28.7) as comma+, comma–, or both. In total, there are six
possible options, three for valid commas and three for "any
comma."
Note that all bytes (1, 2, 4, or 8) at the RX FPGA interface
each have their own individual 8B/10B indicators (K-charac-
ter, disparity error, out-of-band error, current running dispar-
ity, and comma detect).
Power Sequencing
Receiver Buffer
The receiver includes buffers (FIFOs) in the datapath. This
section gives the reasons for including the buffers and out-
lines their operation.
The receiver buffer is required for two reasons:
•
•
The receiver uses an elastic buffer, where "elastic" refers to
the ability to modify the read pointer for clock correction and
channel bonding.
Comma Detection
Word alignment is dependent on the state of comma detect
bits. If comma detect is enabled, the transceiver recognizes
up to two 10-bit preprogrammed characters. Upon detection
of the character or characters, the comma detect output is
driven high and the data is synchronously aligned. If a
comma is detected and the data is aligned, no further align-
ment alteration takes place. If a comma is received and
realignment is necessary, the data is realigned and an indi-
Clock correction to accommodate the slight difference
in frequency between the recovered clock RXRECCLK
and the internal FPGA user clock RXUSRCLK
Channel bonding to allow realignment of the input
stream to ensure proper alignment of data being read
through multiple transceivers
Module 2 of 4
6
Related parts for XC2VP2-5FGG256C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC2VP2-5FGG456C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 456-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP2-5FFG672C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 672-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP2-5FGG256I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 256-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP2-6FGG256C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 256-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP2-5FGG456I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 456-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP2-6FGG456C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 456-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP2-5FFG672I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 672-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP2-6FFG672C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 672-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP2-6FGG256I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 256-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP2-7FGG256C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 256-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP2-6FGG456I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 456-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP2-7FGG456C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 456-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP2-6FFG672I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 672-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP2-7FFG672C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 672-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP2-6FG256I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 256FGBGA
Manufacturer:
Xilinx Inc
Datasheet: