XC3S1000-4FGG456I Xilinx Inc, XC3S1000-4FGG456I Datasheet - Page 91

no-image

XC3S1000-4FGG456I

Manufacturer Part Number
XC3S1000-4FGG456I
Description
SPARTAN-3A FPGA 1M STD 456-FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3r
Datasheet

Specifications of XC3S1000-4FGG456I

Number Of Logic Elements/cells
17280
Number Of Labs/clbs
1920
Total Ram Bits
442368
Number Of I /o
333
Number Of Gates
1000000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
456-BBGA
For Use With
122-1502 - KIT STARTER SPARTAN-3 PCI-E
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S1000-4FGG456I
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XC3S1000-4FGG456I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S1000-4FGG456I
Manufacturer:
XIL
Quantity:
1 000
Part Number:
XC3S1000-4FGG456I
Manufacturer:
XILINX
0
Part Number:
XC3S1000-4FGG456I
Manufacturer:
XIL
Quantity:
20 000
Part Number:
XC3S1000-4FGG456I
0
Part Number:
XC3S1000-4FGG456I/C
Manufacturer:
XILINX
0
Miscellaneous DCM Timing
Table 63: Miscellaneous DCM Timing
DS099-3 (v2.5) December 4, 2009
Product Specification
98
Notes:
1.
2.
3.
4.
DCM_INPUT_CLOCK_STOP
DCM_RST_PW_MIN
DCM_RST_PW_MAX
DCM_CONFIG_LAG_TIME
These limits only apply to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and
CLKDV). The DCM DFS outputs (CLKFX, CLKFX180) are unaffected. Required due to effects of device cooling - see “Momentarily
Stopping CLKIN” in Chapter 3 of UG331.
Industrial-temperature applications that use the DLL in High-Frequency mode must use a continuous or increasing operating
frequency. The DLL under these conditions does not support reducing the operating frequency once establishing an initial operating
frequency.
This specification is equivalent to the Virtex-4 FPGA DCM_RESET specification.
This specification is equivalent to the Virtex-4 FPGA TCONFIG specification.
Symbol
R
(3)
(4)
Maximum duration that the CLKIN and
CLKFB signals can be stopped
Minimum duration of a RST pulse width
Maximum duration of a RST pulse width
Maximum duration from V
FPGA configuration successfully completed
(DONE pin goes High) and clocks applied to
DCM DLL
(1, 2)
Spartan-3 FPGA Family: DC and Switching Characteristics
Description
www.xilinx.com
CCINT
(1, 2)
applied to
(1, 2)
Frequency
Mode
High
High
DLL
Low
Low
Any
Any
Commercial
Temperature Range
N/A
N/A
N/A
N/A
100
3
Industrial
N/A
N/A
100
10
10
3
seconds
seconds
minutes
minutes
CLKIN
cycles
Units
ms
91

Related parts for XC3S1000-4FGG456I