XC3S1000-5FGG676C Xilinx Inc, XC3S1000-5FGG676C Datasheet - Page 68
![SPARTAN-3A FPGA 1M 676-FBGA](/photos/6/73/67300/b-676_sml.jpg)
XC3S1000-5FGG676C
Manufacturer Part Number
XC3S1000-5FGG676C
Description
SPARTAN-3A FPGA 1M 676-FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3r
Datasheet
1.XC3S50-4VQG100C.pdf
(217 pages)
Specifications of XC3S1000-5FGG676C
Number Of Logic Elements/cells
17280
Number Of Labs/clbs
1920
Total Ram Bits
442368
Number Of I /o
391
Number Of Gates
1000000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
676-BBGA
For Use With
122-1502 - KIT STARTER SPARTAN-3 PCI-E
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC3S1000-5FGG676C
Manufacturer:
Xilinx Inc
Quantity:
10 000
- Current page: 68 of 217
- Download datasheet (6Mb)
Spartan-3 FPGA Family: DC and Switching Characteristics
Table 40: System-Synchronous Pin-to-Pin Setup and Hold Times for the IOB Input Path
68
Notes:
1.
2.
3.
4.
Setup Times
Hold Times
The numbers in this table are tested using the methodology presented in
forth in
This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the
data Input. If this is true of the Global Clock Input, subtract the appropriate adjustment from
add the appropriate Input adjustment from the same table.
This hold time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the
data Input. If this is true of the Global Clock Input, add the appropriate Input adjustment from
subtract the appropriate Input adjustment from the same table. When the hold time is negative, it is possible to change the data
before the clock’s active edge.
DCM output jitter is included in all measurements.
Symbol
T
T
T
T
PSDCM
PHDCM
PHFD
PSFD
Table 31
When writing to the Input
Flip-Flop (IFF), the time from the
setup of data at the Input pin to
the active transition at a Global
Clock pin. The DCM is in use. No
Input Delay is programmed.
When writing to IFF, the time
from the setup of data at the
Input pin to an active transition at
the Global Clock pin. The DCM is
not in use. The Input Delay is
programmed.
When writing to IFF, the time
from the active transition at the
Global Clock pin to the point
when data must be held at the
Input pin. The DCM is in use. No
Input Delay is programmed.
When writing to IFF, the time
from the active transition at the
Global Clock pin to the point
when data must be held at the
Input pin. The DCM is not in use.
The Input Delay is programmed.
and
Table
Description
34.
LVCMOS25
IOBDELAY = NONE,
with DCM
LVCMOS25
IOBDELAY = IFD,
without DCM
LVCMOS25
IOBDELAY = NONE,
with DCM
LVCMOS25
IOBDELAY = IFD,
without DCM
www.xilinx.com
Conditions
(4)
(4)
(2)
(2)
(3)
(3)
,
,
,
,
Table 47
XC3S50
XC3S200
XC3S400
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
XC3S50
XC3S200
XC3S400
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
XC3S50
XC3S200
XC3S400
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
XC3S50
XC3S200
XC3S400
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
and are based on the operating conditions set
Device
Table
Table
DS099-3 (v2.5) December 4, 2009
43. If this is true of the data Input,
43. If this is true of the data Input,
–0.45
–0.12
–0.12
–0.43
–0.45
–0.47
–0.61
–0.62
–0.98
–0.40
–0.27
–1.19
–1.43
–2.33
–2.47
–2.66
2.37
2.13
2.15
2.58
2.55
2.59
2.76
2.69
3.00
2.63
2.50
3.50
3.78
4.98
5.25
5.37
Min
-5
Speed Grade
Product Specification
–0.40
–0.05
–0.05
–0.38
–0.40
–0.42
–0.56
–0.57
–0.93
–0.35
–0.22
–1.14
–1.38
–2.28
–2.42
–2.61
2.71
2.35
2.36
2.95
2.91
2.96
3.15
3.08
3.46
3.02
2.87
4.03
4.35
5.73
6.05
6.18
Min
-4
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
R
Related parts for XC3S1000-5FGG676C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC3S1000-4FTG256I](/photos/6/71/67101/pk053-256_tmb.jpg)
Part Number:
Description:
SPARTAN-3A FPGA 1M STD 256-FTBGA
Manufacturer:
Xilinx Inc
![XC3S1000-4FGG456I](/images/no-image3.png)
Part Number:
Description:
SPARTAN-3A FPGA 1M STD 456-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1000-4FGG676I](/photos/6/73/67300/b-676_tmb.jpg)
Part Number:
Description:
SPARTAN-3A FPGA 1M STD 676-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1000-4FT256I](/images/no-image3.png)
Part Number:
Description:
IC FPGA SPARTAN 3 256FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1000-4FG320C](/images/no-image3.png)
Part Number:
Description:
SEMI CONDUCTOR
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1000-4FG456I](/images/no-image3.png)
Part Number:
Description:
FIELD PROGRAMMABLE GATE ARRAY
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1000-4FG456C](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 456-Pin FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1000-4FG676C](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 676-Pin FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1000-4FG676I](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 676-Pin FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1000-4FGG456C](/photos/28/18/281856/xc3s1000-4fgg456c_back__tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 456-Pin FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1000-4FT256C](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 256-Pin FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1000-4FTG256C](/photos/6/71/67101/pk053-256_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 256-Pin FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1000-4FG320I](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 320-Pin FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1000-5FG676C](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3 Family 1M Gates 17280 Cells 725MHz 90nm Technology 1.2V 676-Pin FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1000-4FGG320I](/photos/6/72/67295/pk071-320_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 320-Pin FBGA
Manufacturer:
Xilinx Inc
Datasheet: