XC3S1000-4FGG676I Xilinx Inc, XC3S1000-4FGG676I Datasheet - Page 118

SPARTAN-3A FPGA 1M STD 676-FBGA

XC3S1000-4FGG676I

Manufacturer Part Number
XC3S1000-4FGG676I
Description
SPARTAN-3A FPGA 1M STD 676-FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3r
Datasheet

Specifications of XC3S1000-4FGG676I

Number Of Logic Elements/cells
17280
Number Of Labs/clbs
1920
Total Ram Bits
442368
Number Of I /o
391
Number Of Gates
1000000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
676-BBGA
For Use With
122-1502 - KIT STARTER SPARTAN-3 PCI-E
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S1000-4FGG676I
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XC3S1000-4FGG676I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S1000-4FGG676I
Manufacturer:
XILINX
Quantity:
5 000
Part Number:
XC3S1000-4FGG676I
Manufacturer:
XILINX
0
Part Number:
XC3S1000-4FGG676I
Manufacturer:
XILINX
Quantity:
80
Part Number:
XC3S1000-4FGG676I
0
Spartan-3 FPGA Family: Pinout Descriptions
Table 79: Bitstream Options Affecting Spartan-3 Pins (Continued)
Setting Bitstream Generator Options
Refer to the
documentation.
118
M0
HSWAP_EN
TDI
TMS
TCK
TDO
Affected Pin
Name(s)
“BitGen” chapter
After configuration, this bitstream option either pulls M0 to
VCCAUX via a pull-up resistor, to ground via a pull-down resistor,
or allows M0 to float.
After configuration, this bitstream option either pulls HSWAP_EN
to VCCAUX via a pull-up resistor, to ground via a pull-down
resistor, or allows HSWAP_EN to float.
After configuration, this bitstream option either pulls TDI to
VCCAUX via a pull-up resistor, to ground via a pull-down resistor,
or allows TDI to float.
After configuration, this bitstream option either pulls TMS to
VCCAUX via a pull-up resistor, to ground via a pull-down resistor,
or allows TMS to float.
After configuration, this bitstream option either pulls TCK to
VCCAUX via a pull-up resistor, to ground via a pull-down resistor,
or allows TCK to float.
After configuration, this bitstream option either pulls TDO to
VCCAUX via a pull-up resistor, to ground via a pull-down resistor,
or allows TDO to float.
in the Xilinx ISE
Bitstream Generation Function
®
software
www.xilinx.com
DS099-4 (v2.5) December 4, 2009
HswapenPin •
Variable
TmsPin
Option
TdoPin
TckPin
M0Pin
TdiPin
Name
Product Specification
(default
Values
Pullup
Pulldown
Pullnone
Pullup
Pulldown
Pullnone
Pullup
Pulldown
Pullnone
Pullup
Pulldown
Pullnone
Pullup
Pulldown
Pullnone
Pullup
Pulldown
Pullnone
value)
R

Related parts for XC3S1000-4FGG676I