XCV200-5BG256I Xilinx Inc, XCV200-5BG256I Datasheet - Page 37
![no-image](/images/no-image-200.jpg)
XCV200-5BG256I
Manufacturer Part Number
XCV200-5BG256I
Description
IC FPGA 2.5V I-TEMP 256-PBGA
Manufacturer
Xilinx Inc
Series
Virtex™r
Datasheet
1.XCV100-5PQ240C.pdf
(76 pages)
Specifications of XCV200-5BG256I
Number Of Logic Elements/cells
5292
Number Of Labs/clbs
1176
Total Ram Bits
57344
Number Of I /o
180
Number Of Gates
236666
Voltage - Supply
2.375 V ~ 2.625 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
256-BBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XCV200-5BG256I
Manufacturer:
XILINX
Quantity:
988
CLB Switching Characteristics
Delays originating at F/G inputs vary slightly according to the input used. The values listed below are worst-case. Precise
values are provided by the timing analyzer.
DS003-3 (v3.2) September 10, 2002
Production Product Specification
Notes:
1.
Combinatorial Delays
4-input function: F/G inputs to X/Y outputs
5-input function: F/G inputs to F5 output
5-input function: F/G inputs to X output
6-input function: F/G inputs to Y output via F6 MUX
6-input function: F5IN input to Y output
Incremental delay routing through transparent latch
to XQ/YQ outputs
BY input to YB output
Sequential Delays
FF Clock CLK to XQ/YQ outputs
Latch Clock CLK to XQ/YQ outputs
Setup and Hold Times before/after Clock CLK
4-input function: F/G Inputs
5-input function: F/G inputs
6-input function: F5IN input
6-input function: F/G inputs via F6 MUX
BX/BY inputs
CE input
SR/BY inputs (synchronous)
Clock CLK
Minimum Pulse Width, High
Minimum Pulse Width, Low
Set/Reset
Minimum Pulse Width, SR/BY inputs
Delay from SR/BY inputs to XQ/YQ outputs
(asynchronous)
Delay from GSR to XQ/YQ outputs
Toggle Frequency (MHz) (for export control)
A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed "best-case", but
if a "0" is listed, there is no positive hold time.
R
Description
(1)
www.xilinx.com
1-800-255-7778
T
T
F5INCK
T
T
T
F
IF5CK
IF6CK
CECK
T
T
DICK
TOG
T
T
RCK
Symbol
T
ICK
T
T
IOGSRQ
T
T
T
T
IFNCTL
T
T
T
T
F5INY
T
BYYB
CKLO
RPW
IF5X
IF6Y
CKO
ILO
IF5
CH
RQ
CL
/T
/T
/T
/T
/T
/T
(MHz)
T
CKR
CKI
CKIF5
CKF5IN
CKIF6
CKDI
CKCE
Virtex™ 2.5 V Field Programmable Gate Arrays
0.46 / 0
0.30 / 0
0.37 / 0
0.33 / 0
0.6 / 0
0.7 / 0
0.8 / 0
Setup Time / Hold Time
0.29
0.32
0.36
0.44
0.17
0.31
0.27
0.54
0.54
Min
625
0.6
0.8
0.8
1.3
4.9
1.2 / 0
1.3 / 0
1.0 / 0
1.5 / 0
0.6 / 0
0.8 / 0
0.7 / 0
Speed Grade
0.32
0.53
333
0.6
0.7
0.8
0.9
0.7
1.1
1.2
1.5
1.5
2.5
1.1
9.7
-6
1.4 / 0
1.5 / 0
1.1 / 0
1.7 / 0
0.7 / 0
0.9 / 0
0.8 / 0
0.36
10.9
294
0.7
0.8
0.8
1.0
0.7
0.6
1.2
1.4
1.7
1.7
2.8
1.3
-5
1.5 / 0
1.7 / 0
1.2 / 0
1.9 / 0
0.8 / 0
1.0 / 0
0.9 / 0
0.42
12.5
250
0.8
0.9
1.0
1.2
0.8
0.7
1.4
1.6
2.0
2.0
3.3
1.4
-4
Module 3 of 4
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
Units
MHz
13