XC5VSX35T-2FF665C Xilinx Inc, XC5VSX35T-2FF665C Datasheet - Page 358
![IC FPGA VIRTEX-5 35K 665FCBGA](/photos/6/73/67306/xilinx-_1136-fbga_sml.jpg)
XC5VSX35T-2FF665C
Manufacturer Part Number
XC5VSX35T-2FF665C
Description
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 SXTr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VSX35T-2FF665C
Number Of Logic Elements/cells
34816
Number Of Labs/clbs
2720
Total Ram Bits
3096576
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
665-BBGA, FCBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VSX35T-2FF665C
Manufacturer:
XILINX
Quantity:
168
Company:
Part Number:
XC5VSX35T-2FF665C
Manufacturer:
Xilinx Inc
Quantity:
10 000
- XC5VLX30-1FFG324C PDF datasheet
- XC5VLX30-1FFG324C PDF datasheet #2
- XC5VLX30-1FFG324C PDF datasheet #3
- Current page: 358 of 385
- Download datasheet (14Mb)
Chapter 8: Advanced SelectIO Logic Resources
Table 8-2: ISERDES_NODELAY Attributes
358
BITSLIP_ENABLE
DATA_RATE
DATA_WIDTH
INTERFACE_TYPE
NUM_CE
SERDES_MODE
Attribute Name
ISERDES_NODELAY Attributes
BITSLIP_ENABLE Attribute
DATA_RATE Attribute
Allows the user to use the Bitslip submodule
or bypass it. See
Enables incoming data stream to be
processed as SDR or DDR data. See
DATA_RATE
Defines the width of the serial-to-parallel
converter. The legal value depends on the
DATA_RATE attribute (SDR or DDR). See
DATA_WIDTH
Chooses the ISERDES_NODELAY use
model. See
Defines the number of clock enables. See
NUM_CE
Defines whether the ISERDES_NODELAY
module is a master or slave when using
width expansion. See
Attribute.
frequency domain. Therefore, RST should be driven High for a minimum of one CLKDIV
cycle.
When building an interface consisting of multiple ISERDES_NODELAY ports, all
ISERDES_NODELAY ports in the interface must be synchronized. The internal retiming of
the RST input is designed so that all ISERDES_NODELAY blocks that receive the same
reset pulse come out of reset synchronized with one another. The reset timing of multiple
ISERDES_NODELAY ports is shown in
Table 8-2
description of each attribute follows the table. For more information on applying these
attributes in UCF, VHDL, or Verilog code, refer to the Xilinx ISE Software Manual.
The BITSLIP_ENABLE attribute enables the Bitslip submodule. The possible values are
TRUE and FALSE (default). BITSLIP_ENABLE must be set to TRUE when
INTERFACE_TYPE is NETWORKING and FALSE when INTERFACE_TYPE is MEMORY.
When set to TRUE, the Bitslip submodule responds to the BITSLIP signal. When set to
FALSE, the Bitslip submodule is bypassed. See
The DATA_RATE attribute defines whether the incoming data stream is processed as
single data rate (SDR) or double data rate (DDR). The allowed values for this attribute are
SDR and DDR. The default value is DDR.
Attribute.
summarizes all the applicable ISERDES_NODELAY attributes. A detailed
INTERFACE_TYPE
Attribute.
BITSLIP_ENABLE
Attribute.
Description
SERDES_MODE
www.xilinx.com
Attribute.
Attribute.
Figure 8-9, page
Boolean: “TRUE” or “FALSE”
String: “SDR” or “DDR”
Integer: 2, 3, 4, 5, 6, 7, 8, or 10.
If DATA_RATE = DDR, value is
limited to 4, 6, 8, or 10.
If DATA_RATE = SDR, value is
limited to 2, 3, 4, 5, 6, 7, or 8.
String: “MEMORY” or
“NETWORKING”
Integer: 1 or 2
String: “MASTER” or “SLAVE”
BITSLIP
Submodule.
365.
Value
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
FALSE
DDR
4
MEMORY
2
MASTER
Default
Value
Related parts for XC5VSX35T-2FF665C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC5VSX35T-1FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-1FF665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-X1FFG665C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX 5 35K 665FFGBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-2FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-1FF665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-1FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-2FF665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-2FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-3FF665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-3FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-1FFG665CES](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 ES 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC9536XL-10VQG44C](/photos/6/70/67071/xc9536xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG44C](/photos/6/70/67078/xc9572xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG64C](/photos/6/70/67079/xc9572xl-10vqg64c_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 64-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7VQG44C](/photos/6/70/67080/xc2c64a-7vqg44c_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet: