XC5VLX110-1FFG1153C Xilinx Inc, XC5VLX110-1FFG1153C Datasheet - Page 102

• Manufacturer Part Number: XC5VLX110-1FFG1153C
• Description: IC FPGA VIRTEX-5 110K 1153FBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXr

Specifications of XC5VLX110-1FFG1153C

• Total Ram Bits: 4718592
• Number Of Logic Elements/cells: 110592
• Number Of Labs/clbs: 8640
• Number Of I /o: 800
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1153-BBGA, FCBGA
• No. Of Logic Blocks: 8640
• No. Of Macrocells: 110000
• Family Type: Virtex-5
• No. Of Speed Grades: 1
• No. Of I/o's: 800
• Clock Management: DCM, PLL
• Core Supply: RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: HW-V5-ML523-UNI-G - EVALUATION PLATFORM VIRTEX-5
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Chapter 3: Phase-Locked Loops (PLLs)
102
Counter Control
The PLL output counters provide a wide variety of synthesized clock using a combination
of DIVIDE, DUTY_CYCLE, and PHASE.
impact the counter output.
The top waveform represents either the output from the VCO in PLL mode.
X-Ref Target - Figure 3-6
DUTY_CYCLE = 0.75
DUTY_CYCLE = 0.33
DUTY_CYCLE = 0.5
DUTY_CYCLE = 0.5
DUTY_CYCLE = 0.5
DUTY_CYCLE = 0.5
DUTY_CYCLE = 0.5
Counter Clock Input
PHASE = 180
PHASE = 180
PHASE = 360
DIVIDE = 2
PHASE = 0
DIVIDE = 2
DIVIDE = 2
DIVIDE = 1
PHASE = 0
DIVIDE = 1
DIVIDE = 3
PHASE = 0
DIVIDE = 3
PHASE = 0
(VCO)
Figure 3-6: Output Counter Clock Synthesis Examples
www.xilinx.com
Figure 3-6
illustrates how the counter settings
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
UG190_3_06_041406