XC4VFX60-11FFG1152I Xilinx Inc, XC4VFX60-11FFG1152I Datasheet
![no-image](/images/no-image-200.jpg)
XC4VFX60-11FFG1152I
Specifications of XC4VFX60-11FFG1152I
Available stocks
Related parts for XC4VFX60-11FFG1152I
XC4VFX60-11FFG1152I Summary of contents
Page 1
R DS112 (v3.1) August 30, 2010 General Description Combining Advanced Silicon Modular Block (ASMBL™) architecture with a wide variety of flexible features, the Virtex®-4 family from Xilinx greatly enhances programmable logic design capabilities, making it a powerful alternative to ...
Page 2
... XC4VFX12 12,312 5,472 XC4VFX20 19,224 8,544 XC4VFX40 41,904 18,624 XC4VFX60 128 x 52 56,880 25,280 XC4VFX100 160 x 68 94,896 42,176 XC4VFX140 192 x 84 142,128 63,168 Notes: 1. One CLB = Four Slices = Maximum of 64 bits. 2. Each XtremeDSP slice contains one multiplier, an adder, and an accumulator 3 ...
Page 3
R SelectIO Technology • 960 user I/Os • Wide selections of I/O standards from 1.5V to 3.3V • Extremely high-performance - 600 Mb/s HSTL & SSTL (on all single-ended I/ Gb/s LVDS (on all differential I/O ...
Page 4
R Architectural Description: Virtex-4 FPGA Array Overview Virtex-4 devices are user-programmable gate arrays with various configurable elements and embedded cores opti- mized for high-density and high-performance system designs. Virtex-4 devices implement the following function- ality: • I/O blocks provide the ...
Page 5
R range of signal delays. This is especially useful for synchro- nizing signal edges in source synchronous interfaces. General purpose I/O in select locations (four per bank) are designed to be “regional clock capable” I/O by adding spe- cial hardware ...
Page 6
R Virtex-4 FX Family This section briefly describes blocks available only in FX devices. RocketIO Multi-Gigabit Transceiver 8 – 24 Channels RocketIO Multi-Gigabit Serial Transceivers (MGTs) capable of running 622 Mb/s – 6.5 Gb/s • Full Clock and Data Recovery ...
Page 7
... XC4VSX35 N/A XC4VSX55 XC4VFX12 N/A 240 N/A XC4VFX20 XC4VFX40 XC4VFX60 XC4VFX100 XC4VFX140 Notes: 1. All packages are also available in Pb-Free versions (SFG/FFG). 2. Pinouts on all packages (except SF363/SFG363 and FF668/FFG668) are configured using the new, improved SparseChevron pin layout for superior signal integrity. ...
Page 8
R Virtex-4 Documentation Complete and up-to-date documentation of the Virtex-4 family of FPGAs is available on the Xilinx web site. In addi- tion to the most recent Virtex-4 Family Overview, the follow- ing files are also available for download: Virtex-4 ...
Page 9
R Date Version 03/12/07 2.1 Table XC4VSX25, XC4VSX35, and XC4VFX12 devices. 09/28/07 3.0 All Virtex-4 devices released to Production status. See DS302, Virtex-4 Data Sheet, for full particulars. No changes in this document from previous revision. 08/30/10 3.1 See detailed ...