XCV1600E-7FG1156C Xilinx Inc, XCV1600E-7FG1156C Datasheet - Page 20
![no-image](/images/no-image-200.jpg)
XCV1600E-7FG1156C
Manufacturer Part Number
XCV1600E-7FG1156C
Description
IC FPGA 1.8V C-TEMP 1156-FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-Er
Datasheet
1.XCV200E-6CS144C.pdf
(233 pages)
Specifications of XCV1600E-7FG1156C
Number Of Logic Elements/cells
34992
Number Of Labs/clbs
7776
Total Ram Bits
589824
Number Of I /o
724
Number Of Gates
2188742
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1156-BBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XCV1600E-7FG1156C
Manufacturer:
XilinxInc
Quantity:
3 000
Company:
Part Number:
XCV1600E-7FG1156C
Manufacturer:
Xilinx Inc
Quantity:
10 000
- Current page: 20 of 233
- Download datasheet (2Mb)
Virtex™-E 1.8 V Field Programmable Gate Arrays
.
Master-Serial Mode
In master-serial mode, the CCLK output of the FPGA drives
a Xilinx Serial PROM that feeds bit-serial data to the DIN
input. The FPGA accepts this data on each rising CCLK
edge. After the FPGA has been loaded, the data for the next
device in a daisy-chain is presented on the DOUT pin after
the rising CCLK edge. The maximum capacity for a single
LOUT/DOUT write is 2
33,554,4000 bits.
The interface is identical to slave-serial except that an inter-
nal oscillator is used to generate the configuration clock
(CCLK). A wide range of frequencies can be selected for
CCLK, which always starts at a slow default frequency. Con-
figuration bits then switch CCLK to a higher frequency for
the remainder of the configuration. Switching to a lower fre-
quency is prohibited.
The CCLK frequency is set using the ConfigRate option in
the bitstream generation software. The maximum CCLK fre-
Module 2 of 4
14
Resistor on Done
Optional Pull-up
(Output)
DOUT
CCLK
Figure 14: Slave-Serial Mode Programming Switching Characteristics
DIN
20
-1 (1,048,575) 32-bit words, or
PROGRAM
Note 1: If none of the Virtex FPGAs have been selected to drive DONE, an external pull-up resistor
1
Figure 13: Master/Slave Serial Mode Circuit Diagram
of 330 Ω should be added to the common DONE line. (For Spartan-XL devices, add a 4.7K Ω
pull-up resistor.) This pull-up is not needed if the DriveDONE attribute is set. If used,
DriveDONE should be selected only for the last device in the configuration chain.
1 T
M2
PROGRAM
DONE
M0 M1
VIRTEX-E
DCC
MASTER
SERIAL
DOUT
CCLK
INIT
DIN
2 T
3 T
CCD
CCO
www.xilinx.com
4 T
3.3V
CCH
330 Ω
(Low Reset Option Used)
CLK
DATA
CE
RESET/OE
quency that can be selected is 60 MHz. When selecting a
CCLK frequency, ensure that the serial PROM and any
daisy-chained FPGAs are fast enough to support the clock
rate.
On power-up, the CCLK frequency is approximately
2.5 MHz. This frequency is used until the ConfigRate bits
have been loaded when the frequency changes to the
selected ConfigRate. Unless a different frequency is speci-
fied in the design, the default ConfigRate is 4 MHz.
In a full master/slave system
device operates in master-serial mode. The remaining
devices operate in slave-serial mode. The SPROM RESET
pin is driven by INIT, and the CE input is driven by DONE.
There is the potential for contention on the DONE pin,
depending on the start-up sequence options chosen.
The sequence of operations necessary to configure a
Virtex-E FPGA serially appears in
XC1701L
CEO
N/C
5 T
DIN
CCLK
PROGRAM
DONE
M2
CCL
M0 M1
N/C
XC4000XL,
VIRTEX-E,
SLAVE
DOUT
INIT
Production Product Specification
DS022-2 (v2.8) January 16, 2006
XCVE_ds_013_050103
X5379_a
(Figure
Figure
13), the left-most
15.
R
Related parts for XCV1600E-7FG1156C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XCV1600E-6BG560C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 560-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-6FG680C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 680-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-6FG900C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 900-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-6FG1156C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 1156-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-6BG560I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 560-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-7BG560C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 560-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-6FG680I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 680-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-7FG680C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 680-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-6FG900I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 900-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-7FG900C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 900-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-6FG1156I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 1156-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-7BG560I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 560-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-8BG560C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 560-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-7FG680I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 680-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV1600E-8FG680C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 680-FBGA
Manufacturer:
Xilinx Inc
Datasheet: