XC2VP70-6FFG1517C Xilinx Inc, XC2VP70-6FFG1517C Datasheet - Page 23
![no-image](/images/no-image-200.jpg)
XC2VP70-6FFG1517C
Manufacturer Part Number
XC2VP70-6FFG1517C
Description
IC VIRTEXIIPRO FPGA 70K 1517FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-II Pror
Datasheet
1.XC2VP20-5FGG676C.pdf
(430 pages)
Specifications of XC2VP70-6FFG1517C
Number Of Logic Elements/cells
74448
Number Of Labs/clbs
8272
Total Ram Bits
6045696
Number Of I /o
964
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1517-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
122-1369
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC2VP70-6FFG1517C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2VP70-6FFG1517C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
- Current page: 23 of 430
- Download datasheet (4Mb)
Serializer
The serializer multiplies the reference frequency provided
on REFCLK by 20. The multiplication of the clock is
achieved by using an embedded PLL.
Data is converted from parallel to serial format and transmit-
ted on the TXP and TXN differential outputs. The electrical
connection of TXP and TXN can be interchanged through
configuration. This option can be controlled by an input
(TXPOLARITY) at the FPGA transmitter interface.
Deserializer
The serial transceiver input is locked to the input data
stream through Clock and Data Recovery (CDR), a built-in
feature of the RocketIO transceiver. CDR keys off the rising
and falling edges of incoming data and derives a clock that
is representative of the incoming data rate.
The derived clock, RXRECCLK, is generated and locked to
as long as it remains within the specified component range.
This clock is presented to the FPGA fabric at
ing data rate.
A sufficient number of transitions must be present in the
data stream for CDR to work properly. CDR requires
approximately 5,000 transitions upon power-up to guaran-
PCS
Fabric Data Interface
Internally, the PCS operates in 2-byte mode (16/20 bits).
The FPGA fabric interface can either be 1, 2, or 4 bytes
wide. When accompanied by the predefined modes of the
PMA, the user thus has a large combination of protocols
and data rates from which to choose.
USRCLK2 clocks data on the fabric side, while USRCLK
clocks data on the PCS side. This creates distinct USR-
CLK/USRCLK2 frequency ratios for different combinations
DS083 (v4.7) November 5, 2007
Product Specification
R
VTRX
RXN
RXP
Figure 11: RocketIO Receive Termination
50/75Ω
1
/
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Functional Description
20
the incom-
www.xilinx.com
50/75Ω
tee locking to the incoming data rate. Once lock is achieved,
up to 75 missing transitions can be tolerated before lock to
the incoming data stream is lost. The CDR circuit is guaran-
teed to work with 8B/10B encoding.
Another feature of CDR is its ability to accept an external
precision reference clock, REFCLK, which either acts to
clock incoming data or to assist in synchronizing the derived
RXRECCLK.
For further clarity, the TXUSRCLK is used to clock data from
the FPGA fabric to the TX FIFO. The FIFO depth accounts
for the slight phase difference between these two clocks. If
the clocks are locked in frequency, then the FIFO acts much
like a pass-through buffer.
The receiver can be configured to reverse the RXP and
RXN inputs. This can be useful in the event that printed cir-
cuit board traces have been reversed.
Receiver Termination
On-chip termination is provided at the receiver, eliminating
the need for external termination. The receiver includes pro-
grammable on-chip termination circuitry for 50Ω (default) or
75Ω impedance, as shown in
of fabric and internal data widths.
USRCLK2 to USRCLK ratios for the three fabric data
widths.
No fixed phase relationship is assumed between REFCLK,
RXRECCLK, and/or any other clock that is not tied to either
of these clocks. When RXUSRCLK and RXUSRCLK2 have
different frequencies, each edge of the slower clock is
aligned to a falling edge of the faster clock. The same rela-
tionships apply to TXUSRCLK and TXUSRCLK2.
ds083-2_36_111704
Figure
Table 5
11.
summarizes the
Module 2 of 4
12
Related parts for XC2VP70-6FFG1517C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC2VP70-5FFG1517C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1517-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP70-5FFG1704C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1704-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP70-5FFG1517I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1517-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP70-5FFG1704I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1704-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP70-6FFG1704C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1704-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP70-6FFG1517I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1517-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP70-7FFG1517C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1517-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP70-6FFG1704I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1704-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP70-7FFG1704C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1704-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP70-5FF1517I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1517FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP70-5FF1704I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1704FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP70-6FF1517I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 1517FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP70-6FF1704C](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex-II Pro Family 74448 Cells 1200MHz 0.13um/90nm (CMOS) Technology 1.5V 1704-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP70-7FF1517C](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex-II Pro Family 74448 Cells 1350MHz 0.13um/90nm (CMOS) Technology 1.5V 1517-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP70-6FF1704I](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex-II Pro™ Family 74448 Cells 1200MHz 0.13um/90nm (CMOS) Technology 1.5V 1704-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet: