XC5VFX30T-1FF665CES Xilinx Inc, XC5VFX30T-1FF665CES Datasheet - Page 365

• Manufacturer Part Number: XC5VFX30T-1FF665CES
• Description: IC FPGA VIRTEX5FX 30K 665FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 FXTr

Specifications of XC5VFX30T-1FF665CES

• Number Of Logic Elements/cells: 32768
• Number Of Labs/clbs: 2560
• Total Ram Bits: 2506752
• Number Of I /o: 360
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 665-BBGA, FCBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS Compliant
• Number Of Gates: -

Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
ISERDES VHDL and Verilog Instantiation Template
X-Ref Target - Figure 8-9
Clock Event 2
The reset pulse is deasserted on the rising edge of CLKDIV. The difference in propagation
delay between the two ISERDES causes the RST input to come out of reset on two different
CLK cycles. Without internal retiming, ISERDES1 finishes reset one CLK cycle before
ISERDES0 and both ISERDES are asynchronous.
Clock Event 3
The release of the reset signal at the RST input is retimed internally to CLKDIV. This
synchronizes ISERDES0 and ISERDES1.
Clock Event 4
The release of the reset signal at the RST input is retimed internally to CLK.
VHDL and Verilog instantiation templates are available in the Libraries Guide for all
primitives and submodules.
In VHDL, each template has a component declaration section and an architecture section.
Each part of the template should be inserted within the VHDL design file. The port map of
the architecture section should include the design signal names.
Figure 8-9: Two ISERDES Coming Out of Reset Synchronously with One Another
Internal Reset
Internal Reset
RST Input
(CLKDIV)
Signal at
(CLK)
www.xilinx.com
ISERDES0
ISERDES1
ISERDES0
ISERDES1
ISERDES0
ISERDES1
CLKDIV
CLK
Input Serial-to-Parallel Logic Resources (ISERDES)
Event 1
Clock
Event 2
Clock
Event 3
Clock
Clock
Event 4
UG190_8_09_110707
365