CY7C63743-SC Cypress Semiconductor Corp, CY7C63743-SC Datasheet - Page 22
![IC MCU 8K LS USB/PS-2 24-SOIC](/photos/6/54/65428/428-24-soic_sml.jpg)
CY7C63743-SC
Manufacturer Part Number
CY7C63743-SC
Description
IC MCU 8K LS USB/PS-2 24-SOIC
Manufacturer
Cypress Semiconductor Corp
Series
enCoRe™r
Specifications of CY7C63743-SC
Applications
USB Microcontroller
Core Processor
M8B
Program Memory Type
OTP (8 kB)
Controller Series
CY7C637xx
Ram Size
256 x 8
Interface
PS2, USB
Number Of I /o
16
Voltage - Supply
4 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
24-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
428-1325
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C63743-SC
Manufacturer:
CY
Quantity:
84
Company:
Part Number:
CY7C63743-SC
Manufacturer:
CYP
Quantity:
5 510
Part Number:
CY7C63743-SC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
hardware provides 8 output clocks on the SCK pin (P0.7) for
each byte transfer. Clock phase and polarity are selected by
the CPHA and CPOL control bits (see Figure 17-1 and 17-4).
The master SCK duty cycle is nominally 33% in the fastest (2
Mbps) mode, and 50% in all other modes.
17.3
In slave mode, the chip receives SCK from an external master
on pin P0.7. Data from the master is shifted in on the MOSI pin
(P0.5), while data is being shifted out of the slave on the MISO
pin (P0.6). In addition, the active LOW Slave Select must be
asserted to enable the slave for transmit. The Slave Select pin
is P0.4. These pins must be configured in appropriate GPIO
modes, with the GPIO data register set to 1 to enable bypass
mode selected for the MISO pin.
In Slave mode, writes to the SPI Data Register load the
Transmit buffer. If the Slave Select is asserted (SS LOW) and
the shift register is not busy shifting a previous byte, the
transmit buffer contents will be automatically transferred into
the shift register. If the shift register is busy, the new byte will
be loaded into the shift register only after the active byte has
finished and is transferred to the receive buffer. The new byte
is then ready to be shifted out (shifting waits for SCK from the
Master). If the Slave Select is not active when the transmit
buffer is loaded, data is not transferred to the shift register until
Slave Select is asserted. The Transmit Buffer Full (TBF) bit will
be set to ‘1’ until the transmit buffer’s data-byte is transferred
to the shift register. Writing to the transmit buffer while the TBF
bit is HIGH will overwrite the old byte in the Transmit Buffer.
If the Slave Select is deasserted before a byte transfer is
complete, the transfer is aborted and no interrupt is generated.
Whenever Slave Select is asserted, the transmit buffer is
automatically reloaded into the shift register.
Clock phase and polarity must be selected to match the SPI
master, using the CPHA and CPOL control bits (see
Figure 17-3 and Figure 17-4).
The SPI slave logic continues to operate in suspend, so if the
SPI interrupt is enabled, the device can go into suspend during
a SPI slave transaction, and it will wake up at the interrupt that
signals the end of the byte transfer.
17.4
The SPI Control Register is shown in Figure 17-3. The timing
diagram in Figure 17-4 shows the clock and data states for the
various SPI modes.
Document #: 38-08022 Rev. *B
Operation as an SPI Slave
SPI Status and Control
FOR
FOR
Bit 7: TCMP
Bit 6: TBF
Bit [5:4] Comm Mode[1:0]
Bit 3: CPOL
Bit 2: CPHA
Bit [1:0]: SCK Select
Read/Write R/W R/W R/W R/W R/W
Bit Name TCMP TBF
1 = TCMP is set to 1 by the hardware when 8-bit transfer is
complete. The SPI interrupt is asserted at the same time
TCMP is set to 1.
0 = This bit is only cleared by firmware.
Transmit Buffer Full bit.
1 = Indicates data in the transmit buffer has not transferred
to the shift register.
0 = Indicates data in the transmit buffer has transferred to
the shift register.
00 = All communications functions disabled (default).
01 = SPI Master Mode.
10 = SPI Slave Mode.
11 = Reserved.
SPI Clock Polarity bit.
1 = SCK idles HIGH.
0 = SCK idles LOW.
SPI Clock Phase bit (see Figure 17-4)
Master mode SCK frequency selection (no effect in Slave
Mode):
00 = 2 Mbit/s
01 = 1 Mbit/s
10 = 0.5 Mbit/s
11 = 0.0625 Mbit/s
Reset
Bit #
Figure 17-3. SPI Control Register (Address 0x61)
7
0
6
0
Mode[1:0]
5
Comm
0
4
0
CPOL CPHA
3
0
CY7C63722
CY7C63723
CY7C63743
R/W R/W R/W
Page 22 of 49
2
0
1
Select
0
SCK
0
0