Z8018010FSG Zilog, Z8018010FSG Datasheet - Page 60
![IC 10MHZ Z180 CMOS ENH MPU 80QFP](/photos/6/76/67663/269-80-qfp_sml.jpg)
Z8018010FSG
Manufacturer Part Number
Z8018010FSG
Description
IC 10MHZ Z180 CMOS ENH MPU 80QFP
Manufacturer
Zilog
Datasheet
1.Z8018006PSG.pdf
(85 pages)
Specifications of Z8018010FSG
Processor Type
Z180
Features
8-Bit, Enhanced Z80 Megacell
Speed
10MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
80-QFP
Processor Series
Z8018xx
Core
Z80
Data Bus Width
8 bit
Maximum Clock Frequency
10 MHz
Number Of Timers
2
Operating Supply Voltage
0 V to 5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-3887
Z8018010FSG
Z8018010FSG
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Timer Data Register
DMA Source Address Register Channel 0
Timer Data Register
PS014004-1106
Free Running Counter I/O Address = 18H
DMA Source Address Register, Channel 0L
Mnemonic FRC: 18H
If data is written into the free running counter, the interval of DRAM refresh cycle and baud
rates for the ASCI and CSI/O are not guaranteed. In IOSTOP mode, the free running counter
continues counting down. It is initialized to FFH, during RESET.
(
transfers. The register contains 20 bits and can specify up to 1024 KB memory addresses or
up to 64 KB I/O addresses. Channel 0 source can be memory, I/O, or memory mapped I/O.
For I/O, the most significant bits of this register identify the
signal.
Mnemonic SAR0L: Address 20h
SAR0: I/O ADDRESS = 20h to 22h
—
7
7
—
Figure 47. Timer Data Register
6
6
Figure 48. DMA Channel 0L
—
5
5
—
—
4
4
) specifies the physical source address for channel 0
DMA Channel 0 Address
—
3
3
Counting Data
—
2
2
—
1
1
—
0
0
REQUEST HANDSHAKE
Microprocessor Unit
Architecture
Z80180
54