XS1-L01A-TQ128-I5 XMOS, XS1-L01A-TQ128-I5 Datasheet - Page 17
![IC MPU 32BIT SINGLE CORE 128TQFP](/photos/28/18/281886/128-tqfp_sml.jpg)
XS1-L01A-TQ128-I5
Manufacturer Part Number
XS1-L01A-TQ128-I5
Description
IC MPU 32BIT SINGLE CORE 128TQFP
Manufacturer
XMOS
Datasheet
1.XS1-L01A-TQ128-C5.pdf
(26 pages)
Specifications of XS1-L01A-TQ128-I5
Processor Type
XCore 32-Bit
Speed
500MHz
Voltage
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Package / Case
128-TQFP Exposed Pad, 128-eTQFP, 128-HTQFP, 128-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Other names
880-1029
XS1-L1 128TQFP Datasheet (2.2)
A set of system clock dividers are applied to the system clock frequency allowing
4.7 Memory
4.7.1 Internal static memory
The XS1-L1 has a total of 64KBytes of fast internal static memory for high rates
There is no dedicated external memory interface, although memory can be expanded
4.7.2 Internal one-time programmable memory
The XS1-L1 has a total of 8KBytes of one-time programmable memory. This can be
software. For further details on configuring the clock see the
Control Application
CLK pin clock edges must be monotonic and remain within the specified voltage and
time limits. CLK should be stable before RST_N is taken high.
specific clock frequencies to be derived for the XCore, the switch and the reference
clock.
Notes:
of data throughput. Each internal memory access consumes one core clock cycle.
through appropriate use of the ports.
programmed using the JTAG interface or by application software.
Symbol
Symbol
Symbol
1. Assumes typical core and I/O voltages, with nominal activity.
Parameter
Frequency
Slew Rate
Long Term Jitter (pk-pk)
Parameter
System Clock Frequency
Parameter
System Clock Frequency
Note.
Speed Grade 4
Speed Grade 5
MIN
4.22
0.1
MIN
MIN
TYP
20
TYP
TYP
MAX
100
2
MAX
400
MAX
500
UNITS
MHz
V/ns
%
XS1-L Clock Frequency
UNITS
MHz
UNITS
MHz
Notes
CLK period
Notes
1
Notes
1
17/26