IDT79RC32V334-133BB8 IDT, Integrated Device Technology Inc, IDT79RC32V334-133BB8 Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT79RC32V334-133BB8
Manufacturer Part Number
IDT79RC32V334-133BB8
Description
IC PROC 32BIT CORE 133MHZ 256BGA
Manufacturer
IDT, Integrated Device Technology Inc
Series
Interprise™r
Datasheet
1.IDT79RC32V334-100BB8.pdf
(30 pages)
Specifications of IDT79RC32V334-133BB8
Processor Type
RISC 32-Bit
Speed
133MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
256-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Other names
79RC32V334-133BB8
Synchronous-DRAM Interface
control of system SyncDRAM running at speeds to 75MHz.
memory that is available, enabling system optimization for cost, real-
estate, or other attributes.
Local Memory and I/O Controller
external memory devices, including the boot ROM as well as other
memory areas, and also implements direct control of external periph-
erals.
of devices to be directly controlled by the RC32334 processor. For
example, a system can be built using an 8-bit boot ROM, 16-bit FLASH
cards (possibly on PCMCIA), a 32-bit SRAM or dual-port memory, and a
variety of low-cost peripherals.
PCI Bus Bridge
the PC market as well as to simplify the design of add-in functions, the
RC32334 integrates a full 32-bit PCI bus bridge. Key attributes of this
bridge include:
IDT 79RC32334—Rev. Y
The RC32334 integrates a SDRAM controller which provides direct
Key capabilities of the SDRAM controller include:
Thus, systems can take advantage of the full range of commodity
The local memory and I/O controller implements direct control of
The local memory controller is highly flexible, allowing a wide range
Key capabilities include:
In order to leverage the wide availability of low-cost peripherals for
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
2KB of 2-way set associative data cache, capable of write-back
and write-through operation.
Cache locking per line to speed real-time systems and critical
system functions
On-chip TLB to enable multi-tasking in modern operating
systems
EJTAG interface to enable sophisticated low-cost in-circuit
emulation.
Direct control of 4 banks of SDRAM (up to 2 64-bit wide DIMMs)
On-chip page comparators optimize access latency.
Speeds to 75MHz
Programmable address map.
Supports 16, 64, 128, 256, or 512Mb SDRAM devices
Automatic refresh generation driven by on-chip timer
Support for discrete devices, SODIMM, or DIMM modules.
Direct control of EPROM, FLASH, RAM, and dual-port memories
6 chip-select outputs, supporting up to 64MB per memory space
Supports mixture of 8-, 16-, and 32-bit wide memory regions
Flexible timing protocols allow direct control of a wide variety of
devices
Programmable address map for 2 chip selects
Automatic wait state generation.
3 of 30
On-Chip DMA Controller
system bandwidth, the RC32334 integrates a very sophisticated 4-
channel DMA controller on chip.
On-Chip Peripherals
variety of embedded systems.
Debug Support
support for system debug.
tion module, allowing a low-cost emulator to interoperate with programs
executing on the controller. By using an augmented JTAG interface, the
RC32334 is able to reuse the same low-cost emulators developed
around the RC32364 CPU.
intended to simplify the task of system debugging when using a logic
analyzer. This product allows the logic analyzer to differentiate transac-
tions initiated by DMA from those initiated by the CPU and further allows
CPU transactions to be sorted into instruction fetches vs. data fetches.
allowing board manufacturing diagnostics and debug.
To minimize CPU exception handling and maximize the efficiency of
The RC32334 DMA controller is capable of:
The RC32334 also integrates peripherals that are common to a wide
To facilitate rapid time to market, the RC32334 provides extensive
First and foremost, this product integrates an EJTAG in-circuit emula-
Secondly, the RC32334 implements additional reporting signals
Finally, the RC32334 implements a full boundary scan capability,
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
◆
66 MHz operation
PCI revision 2.2 compliant
Programmable address mappings between CPU/Local memory
and PCI memory and I/O
On-chip PCI arbiter
Extensive buffering allows PCI to operate concurrently with local
memory transfers
Selectable byte-ordering swapper
5V tolerant I/O.
Chaining and scatter/gather support through the use of a
flexible, linked list of DMA transaction descriptors
Capable of memory<->memory, memory<->I/O, and
PCI<->memory DMA
Unaligned transfer support
Byte, halfword, word, quadword DMA support.
Dual channel 16550 compatible UARTs, with modem control
interface on one channel.
SPI master mode interface for direct interface to EEPROM,
A/D, etc.
Interrupt Controller to speed interrupt decode and management
Four 32-bit on-chip Timer/Counters
Programmable I/O module
August 31, 2004