IDT79RC32V334-100BB IDT, Integrated Device Technology Inc, IDT79RC32V334-100BB Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT79RC32V334-100BB
Manufacturer Part Number
IDT79RC32V334-100BB
Description
IC PROC 32BIT CORE 100MHZ 256BGA
Manufacturer
IDT, Integrated Device Technology Inc
Series
Interprise™r
Datasheet
1.IDT79RC32V334-100BB8.pdf
(30 pages)
Specifications of IDT79RC32V334-100BB
Processor Type
RISC 32-Bit
Speed
100MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
256-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Other names
79RC32V334-100BB
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT79RC32V334-100BB
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT79RC32V334-100BBG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT79RC32V334-100BBGI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT79RC32V334-100BBI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Standard EJTAG Timing
chosen providing 12 signals and 12 ground pins. This guarantees elimination of noise problems by incorporating signal-ground type arrangement.
Refer to the RC32334 User Reference Manual for connector pinout and mechanical specifications.
IDT 79RC32334—Rev. Y
Figure 4 represents the timing diagram for the EJTAG interface signals.
The standard JTAG connector is a 10-pin connector providing 5 signals and 5 ground pins. For Standard EJTAG, a 24-pin connector has been
ejtag_tms
jtag_tdo/ejtag_tpc,
ejtag_tpc[8:2]
jtag_tdi/ejtag_dint_n
jtag_trst_n
jtag_tck
ejtag_pcst[2:0]
ejtag_dclk
—
t14
jtag_tdo
RC32334
t4
t12
t1
Figure 4 Standard EJTAG Timing
t3
t5
19 of 30
jtag_tdo
t13
t14
t6
t2
Notes to diagram:
t1 = t
t2 = t
t3 = t
t4 = t
t5 = t
t6 = t
t7 = t
t8 = t
t9 = t
t10 = t
t15
TCKlow
TCKHIGH
TCK
TDODO
TDIS
TDIH
PCSTDO
TPCDO
DCKHIGH
DCKLOW
t7
t8
ejtag_tpc,ejtag_pcst[2:0] capture
t9
t11 = t
t12 = t
t13 = t
t14 = t
t15 = t
ejtag_pcst
ejtag_tpc
DCK
TRSTDO
TRSTR
TCK RISE, tTCK FALL
DCK RISE,
t11
t10
t15
August 31, 2004
t
DCK FALL