SB80C188EC25 Intel, SB80C188EC25 Datasheet - Page 11

• Manufacturer Part Number: SB80C188EC25
• Description: IC MPU 16-BIT 5V 25MHZ 100-SQFP
• Manufacturer: Intel

Specifications of SB80C188EC25

• Rohs Status: RoHS non-compliant
• Processor Type: 80C188
• Features: EC suffix, 16-Bit, Extended Temp
• Speed: 25MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 100-SQFP
• Other names: 808828

NOTE
Pin names in parentheses apply to the 80C188EC 80L188EC
A18 S5
A17 S4
A16 S3
(A15 8)
AD15 CAS2
AD14 CAS1
AD13 CAS0
AD12 0
(AD7 0)
S2 0
ALE
BHE
(RFSH)
Pin Name
Type
Pin
I O
I O
I O
O
O
O
Input
Type
A(L)
S(L)
S(L)
Table 2 Pin Descriptions (Continued)
Output
States
R(WH)
H(Z)
H(Z)
R(Z)
H(Z)
R(Z)
H(Z)
R(1)
H(0)
R(0)
H(Z)
R(Z)
P(0)
P(0)
P(0)
P(1)
P(0)
P(1)
I(0)
I(0)
I(0)
I(1)
I(0)
I(1)
These pins drive address information during the address
phase of the bus cycle During T2 and T3 these pins drive
status information (which is always 0 on the 80C186EC)
These pins are used as inputs during factory test driving
these pins low during reset will cause unspecified operation
On the 80C188EC A15 8 provide valid address information
for the entire bus cycle
These pins are part of the multiplexed ADDRESS and DATA
bus During the address phase of the bus cycle address bits
15 through 13 are presented on these pins and can be
latched using ALE Data information is transferred during the
data phase of the bus cycle Pins AD15 13 CAS2 0 drive the
82C59 slave address information during interrupt
acknowledge cycles
These pins provide a multiplexed ADDRESS and DATA bus
During the address phase of the bus cycle address bits 0
through 12 (0 through 7 on the 80C188EC) are presented on
the bus and can be latched using ALE Data information is
transferred during the data phase of the bus cycle
Bus cycle Status are encoded on these pins to provide bus
transaction information S2 0 are encoded as follows
Address Latch Enable output is used to strobe address
information into a transparent type latch during the address
phase of the bus cycle
Byte High Enable output to indicate that the bus cycle in
progress is transferring data over the upper half of the data
bus BHE and A0 have the following logical encoding
A0
On the 80C188EC 80L188EC RFSH is asserted low to
indicate a refresh bus cycle
S2
0
0
0
0
1
1
1
1
0
0
1
1
BHE
S1
0
0
1
1
0
0
1
1
0
1
0
1
S0
0
1
0
1
0
1
0
1
80C186EC 188EC 80L186EC 188EC
Encoding (for 80C186EC
Pin Description
Bus Cycle Initiated
Interrupt Acknowledge
Read I O
Write I O
Processor HALT
Instruction Queue Fetch
Read Memory
Write Memory
Passive (No bus activity)
Word transfer
Even Byte transfer
Odd Byte transfer
Refresh operation
80L186EC only)
11