FWIXP422BB Intel, FWIXP422BB Datasheet - Page 36
![no-image](/images/manufacturer_photos/0/3/336/intel_sml.jpg)
FWIXP422BB
Manufacturer Part Number
FWIXP422BB
Description
IC NETWRK PROCESSR 266MHZ 492BGA
Manufacturer
Intel
Specifications of FWIXP422BB
Processor Type
Network
Features
XScale Core
Speed
266MHz
Voltage
1.3V
Mounting Type
Surface Mount
Package / Case
492-BGA
Core Operating Frequency
266MHz
Package Type
BGA
Pin Count
492
Mounting
Surface Mount
Operating Temperature (max)
70C
Operating Temperature (min)
0C
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
852276
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
FWIXP422BB
Manufacturer:
CITIZEN
Quantity:
3 123
Intel
Functional Signal Descriptions
Table 9.
36
®
IXP42X Product Line and IXC1100 Control Plane Processor
MII Interfaces (Sheet 2 of 2)
ETH_RXDATA0[3:0]
ETH_RXDV0
ETH_COL0
ETH_CRS0
ETH_MDIO
ETH_MDC
ETH_TXCLK1
ETH_TXDATA1[3:0]
ETH_TXEN1
ETH_RXCLK1
ETH_RXDATA1[3:0]
ETH_RXDV1
ETH_COL1
ETH_CRS1
†
For a legend of the Type codes, see
Name
Reset
Power
On
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
†
Reset
VI
VI
VI
VI
VI
VI
VI
VI
VI
VI
Z
Z
0
0
Table 4 on page
†
Type
I/O
O
O
O
I
I
I
I
I
I
I
I
I
I
†
30.
Receive data bus from PHY, data sampled synchronously with respect
to ETH_RXCLK0
Receive data valid, used to inform the MII interface that the Ethernet
PHY is sending data. Should be pulled low through a 10-KΩ resistor
when not being utilized in the system.
Asserted by the PHY when a collision is detected by the PHY. Should be
pulled low through a 10-KΩ resistor when not being utilized in the
system.
Asserted by the PHY when the transmit medium or receive medium is
active. De-asserted when both the transmit and receive medium are
idle. Remains asserted throughout the duration of a collision condition.
PHY asserts CRS asynchronously and de-asserts synchronously, with
respect to ETH_RXCLK0. Should be pulled low through a 10-KΩ resistor
when not being utilized in the system.
Management data output. Provides the write data to both PHY devices
connected to each MII interface.
Should be pulled low through a 10-KΩ resistor when not being utilized in
the system.
Management data clock. Management data interface clock is used to
clock the MDIO signal as an output and sample the MDIO as an input.
The ETH_MDC is an input on power up and can be configured to be an
output through an Intel API as documented in the Intel
Software Programmer’s Guide.
Externally supplied transmit clock.
Should be pulled low through a 10-KΩ resistor when not being utilized in
the system.
Transmit data bus to PHY, asserted synchronously with respect to
ETH_TXCLK1.
Indicates that the PHY is being presented with nibbles on the MII
interface. Asserted synchronously, with respect to ETH_TXCLK1, at the
first nibble of the preamble, and remains asserted until all the nibbles of
a frame are presented.
Externally supplied receive clock.
Should be pulled low through a 10-KΩ resistor when not being utilized in the
system.
Receive data bus from PHY, data sampled synchronously, with respect
to ETH_RXCLK1.
Receive data valid, used to inform the MII interface that the Ethernet
PHY is sending data.
Should be pulled low through a 10-KΩ resistor when not being utilized in
the system.
Asserted by the PHY when a collision is detected by the PHY.
Asserted by the PHY when the transmit medium or receive medium are
active. De-asserted when both the transmit and receive medium are
idle. Remains asserted throughout the duration of collision condition.
PHY asserts CRS asynchronously and de-asserts synchronously with
respect to ETH_RXCLK1.
Should be pulled low through a 10-KΩ resistor when not being utilized in
the system.
•
•
•
•
•
•
•
Should be pulled low through a 10-KΩ resistor when not being
utilized in the system.
25 MHz for 100-Mbps operation
2.5 MHz for 10 Mbps
25 MHz for 100-Mbps operation
2.5 MHz for 10 Mbps
Should be pulled low through a 10-KΩ resistor when not being
utilized in the system.
Should be pulled low through a 10-KΩ resistor when not being
utilized in the system.
Description
®
IXP400
Datasheet