LUPXA255A0E300 Intel, LUPXA255A0E300 Datasheet - Page 37
![no-image](/images/manufacturer_photos/0/3/336/intel_sml.jpg)
LUPXA255A0E300
Manufacturer Part Number
LUPXA255A0E300
Description
IC MICRO PROCESSOR 300MHZ 256BGA
Manufacturer
Intel
Specifications of LUPXA255A0E300
Processor Type
XScale®
Speed
300MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
256-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Other names
867752
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LUPXA255A0E300
Manufacturer:
ATMEL
Quantity:
230
Company:
Part Number:
LUPXA255A0E300
Manufacturer:
Marvell
Quantity:
360
Company:
Part Number:
LUPXA255A0E300
Manufacturer:
INTEL
Quantity:
624
4.9
4.9.1
4.9.2
Intel® PXA255 Processor Electrical, Mechanical, and Thermal Specification
Figure 7. LCD AC Timing Definitions
Table 23. LCD AC Timing Specifications
Peripheral Module AC Specifications
This section describes the AC specifications for the LCD and SSP peripheral units.
LCD Module AC Timing
Figure 7
to the pixel clock (L_PCLK). Values for the parameters are given in
SSP Module AC Timing
Figure 8, “SSP AC Timing Definitions” on page 38
pin timing specifications are referenced to SCLK_C. Values for the parameters are given in
Table 24, “SSP AC Timing Specifications” on page
NOTES:
1. Program the LCD data pins to be driven on either the rising or falling edge of the pixel clock (L_PCLK).
2. These LCD signals can, at times, transition when L_PCLK is not clocking (between frames). At this time,
Symbol
Tpclkdv
Tpclkbv
Tpclklv
Tpclkfv
they are clocked with the internal version of the pixel clock before it is driven out onto the L_PCLK pin.
L_LDD[7:0]
L_LDD[7:0]
L_PCLK
L_LCLK
L_FCLK
L_BIAS
describes the LCD timing parameters. The LCD pin timing specifications are referenced
(rise)
(fall)
Tpclkdv L_PCLK rise/fall to L_LDD<7:0>
driven valid
L_PCLK fall to L_LCLK driven valid
L_PCLK fall to L_FCLK driven valid
L_PCLK rise to L_BIAS driven valid
Description
T pclkdv
T pclkbv
T pclkfv
T pclklv
describes the SSP timing parameters. The SSP
38.
5.524
Min
-0.5
-0.5
0
T pclkdv
Table
Electrical Specifications
Max
2.0
2.0
3.5
12
23.
Units
ns
ns
ns
ns
A4775-01
Notes
1
2
2
2
37