CS42426-CQZ Cirrus Logic Inc, CS42426-CQZ Datasheet - Page 44

• Manufacturer Part Number: CS42426-CQZ
• Description: IC CODEC 6CH PLL 192KHZ 64LQFP
• Manufacturer: Cirrus Logic Inc
• Type: General Purposer

Specifications of CS42426-CQZ

• Data Interface: Serial
• Resolution (bits): 24 b
• Number Of Adcs / Dacs: 2 / 6
• Sigma Delta: Yes
• Dynamic Range, Adcs / Dacs (db) Typ: 114 / 114
• Voltage - Supply, Analog: 4.75 V ~ 5 V
• Voltage - Supply, Digital: 3.13 V ~ 5.25 V
• Operating Temperature: -10°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 64-LQFP
• Audio Codec Type: Stereo
• No. Of Adcs: 2
• No. Of Dacs: 6
• No. Of Input Channels: 2
• No. Of Output Channels: 13
• Adc / Dac Resolution: 24bit
• Sampling Rate: 192kSPS
• Ic Interface Type: Serial
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 598-1030

44
6.4.2
6.4.3
6.4.4
ADC FUNCTIONAL MODE (ADC_FMX)
ADC CLOCK SOURCE SELECT (ADC_CLK SEL)
DAC DE-EMPHASIS CONTROL (DAC_DEM)
Default = 00
00 - Single-Speed Mode (4 to 50 kHz sample rates)
01 - Double-Speed Mode (50 to 100 kHz sample rates)
10 - Quad-Speed Mode (100 to 192 kHz sample rates)
11 - Reserved
Function:
Default = 0
0 - ADC_SDOUT clocked from the DAC_SP.
1 - ADC_SDOUT clocked from the ADC_SP.
Function:
Default = 0
Function:
Selects the required range of sample rates for the ADC serial port (ADC_SP). These bits must be set
to the corresponding sample rate range when the ADC_SP is in Master or Slave Mode.
Selects the desired clocks for the ADC serial output.
Enables the digital filter to maintain the standard 15µs/50µs digital de-emphasis filter response at the
auto-detected sample rate of either 32, 44.1, or 48 kHz. De-emphasis will not be enabled, regardless
of this register setting, at any other sample rate. If the FRC_PLL_LK bit is set to a ‘1’b, the auto-detect
sample rate feature is disabled. To apply the correct de-emphasis filter, use the DE-EMPH bits in the
Interrupt Control (address 1Eh) register to set the appropriate sample rate.
DAC_DEM
reg03h[1]
0
1
1
FRC_PLL_LK
reg06h[0]
X
0
1
Table 5. DAC De-Emphasis
DE-EMPH[1:0]
reg1Eh[5:4]
XX
XX
00
01
10
11
No De-Emphasis
De-Emphasis
Auto-Detect Fs
Reserved
44.1 kHz
32 kHz
48 kHz
Mode
CS42426
DS604F1