IDTSTAC9752XXTAEB2XR IDT, Integrated Device Technology Inc, IDTSTAC9752XXTAEB2XR Datasheet - Page 74
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDTSTAC9752XXTAEB2XR
Manufacturer Part Number
IDTSTAC9752XXTAEB2XR
Description
IC CODEC AC'97 MIC/JACK 48-QFP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Audio Codec '97r
Datasheet
1.IDTSTAC9752XXTAEB2XR.pdf
(95 pages)
Specifications of IDTSTAC9752XXTAEB2XR
Resolution (bits)
20 b
Number Of Adcs / Dacs
2 / 2
Sigma Delta
Yes
Voltage - Supply, Analog
3.14 V ~ 3.47 V; 4.75 V ~ 5.25 V
Voltage - Supply, Digital
3.14 V ~ 3.47 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
48-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
STAC9752XXTAEB2XR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDTSTAC9752XXTAEB2XR
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
IDT™
TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH HEADPHONE DRIVE, SPDIF OUTPUT MICROPHONE & JACK SENSING
STAC9752/9753
TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH HEADPHONE DRIVE, SPDIF OUTPUT MICROPHONE & JACK SENSING
8.4.7.
Bit(s) Reset Value
Bit(s) Reset Value
15-13
15:3
12-8
2
1
0
D15
OR1
D15
ST2
D7
D7
Default: 0000h
Sense Details (6Ah
Register 24h must be set to Page 01h to access this register.
Default: NA
0
0
0
0
D14
OR0
D14
ST1
D6
D6
RESERVED Bits not used, should read back 0
RESERVED Bits not used, should read back 0
ST2:ST0
Name
S4:S0
SPOR
Name
DO1
RESERVED
Page 01h
Connector/Jack location bits
This field describes the location of the jack in the system.
0h - Rear I/O Panel
1h - Front Panel
2h - Motherboard
3h - Dock/External
4h:6h - Reserved
7h - No Connection/unused I/O
These bits are Read/Write.
Sensed bits meaning relates to the I/O being sense as output or inputs.
Sensed bits (outputs): See Table 25: page75.
This field allows for the reporting of the type of output peripheral/device plugged in
the jack. Values specified below should be interrogated in conjunction with the
SR[5:0] and OR[1:0] bits for accurate reporting.
Sensed bits (inputs): See Table 26: page75.
This field allows for the reporting of the type of input peripheral/device plugged in
the jack. Values specified below should be interrogated in conjunction with the
SR[5:0] and OR[1:0] bits for accurate reporting.
This field is Read Only.
D13
SR5
D13
ST0
D5
D5
Over-ride Register 2Ah, D12 write-lock when SPDIF_EN = 1.
All bits except SPDIF sample-rate are affected (D13-D12). Allows for sub-code
changing on-the-fly.
SPDIF Digital Output Source Selection:
DO1 = 0; PCM data from the AC-Link to SPDIF
DO1 = 1; ADC record data to SPDIF
)
D12
SR4
D12
D4
74
S4
D4
RESERVED
D11
SR3
D11
D3
D3
S3
Description
Description
STAC9752/9753
SPOR
D10
D10
SR2
D2
S2
D2
DO1
SR1
D9
D1
D9
D1
S1
REV 3.3 1206
RSVD
SR1
D8
D0
D8
S0
D0