EMC2101-ACZL-TR SMSC, EMC2101-ACZL-TR Datasheet - Page 34
![no-image](/images/manufacturer_photos/0/6/617/smsc_sml.jpg)
EMC2101-ACZL-TR
Manufacturer Part Number
EMC2101-ACZL-TR
Description
Industrial Temperature Sensors Sngl Fan Contrllr
Manufacturer
SMSC
Datasheet
1.EMC2101-ACZL.pdf
(57 pages)
Specifications of EMC2101-ACZL-TR
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EMC2101-ACZL-TR
Manufacturer:
SMSC
Quantity:
20 000
03h and
ADDR
09h
Revision 2.54 (06-16-09)
6.5
R/W
R/W
Bit 3 - EXT_LOW - External Diode temperature has fallen below the low limit.
Bit 2 - FAULT - A diode fault has occurred on the External Diode.
Bit 1 - TCRIT - External Diode Temperature has met or exceeded the TCRIT limit.
Bit 0 - TACH - The TACH count has exceeded the TACH Limit.
The configuration register controls the basic functionality of the EMC2101. The bits are described
below:
Bit 7 - MASK - Masks the ALERT / TACH pin functionality when the device is configured as an ALERT
output in Interrupt Mode. This bit is ignored if the ALERT / TACH pin is configured as an ALERT output
in Comparator Mode or if it is configured as a TACH input.
The internal error condition flags are not affected by setting the MASK bit. Therefore, if the MASK bit
is set manually (instead of by reading the Status Register or sending the ARA command), and it is
cleared, the ALERT / TACH pin may be reasserted without any apparent error conditions present. It is
not recommended that the MASK bit be manually set to clear the ALERT / TACH pin.
Bit 6- STANDBY - Determines operational mode of the device.
Bit 5 - FAN_STANDBY - Determines the operation of the FAN driver when the device is put into low
power standby mode.
Bit 4 - DAC - Determines FAN output mode
Bit 3 - DIS_TO - disables the SMBus Time-out functionality.
Bit 2 - ALT_TCH - Determines the functionality of the ALERT / TACH pin.
Configuration Register
Configuration
REGISTER
'0' (default) - The ALERT / TACH pin will be asserted if any bit is set in the Status Register. Once
the pin is asserted, it will remain asserted.
'1' - the ALERT / TACH pin will be masked and will not generate an interrupt. The Status Register
will still be updated normally.
'0' (default) - Operational mode, monitoring temperatures, updating FAN output
'1' - Low power standby mode. In this mode, the Temperature monitor is disabled and the Fan
drivers may be disabled depending on the status of the FAN_STANDBY bit.
'0' (default) - FAN output will remain active when the STANDBY bit is set.
‘1’ - FAN output will be inactive when the STANBDY bit is set. The driver will be set at the default
drive based on the pull-up resistors on the ALERT / TACH pin (see
'0' (default) - PWM output enabled at FAN pin.
'1' - DAC output enabled at FAN pin.
‘0’ (default) - the SMBus Time-out functionality is enabled and will reset the client block if the clock
is held in a single state for more than 25ms and less than 35ms.
‘1’ - the SMBus Time-out functionality is disabled. The client block will only reset if it receives a
STOP bit.
MASK
B7
STANDBY
Table 6.4 Configuration Register
B6
DATASHEET
STANDBY
FAN_
B5
34
SMBus Fan Control with 1°C Accurate Temperature Monitoring
DAC
B4
DIS_
TO
B3
ALT_
TCH
B2
Table
TCRIT
OVRD
B1
5.1).
QUEUE
SMSC EMC2101
B0
Datasheet
DEFAULT
00h