AD1839AASZ-REEL Analog Devices Inc, AD1839AASZ-REEL Datasheet - Page 14

• Manufacturer Part Number: AD1839AASZ-REEL
• Description: IC CODEC 2ADC/6DAC 24 BIT 52MQFP
• Manufacturer: Analog Devices Inc
• Type: Stereo Audior

Specifications of AD1839AASZ-REEL

• Data Interface: Serial
• Resolution (bits): 24 b
• Number Of Adcs / Dacs: 2 / 6
• Sigma Delta: Yes
• S/n Ratio, Adcs / Dacs (db) Typ: 105 / 108
• Dynamic Range, Adcs / Dacs (db) Typ: 105 / 108
• Voltage - Supply, Analog: 4.5 V ~ 5.5 V
• Voltage - Supply, Digital: 4.5 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 52-BQFP
• For Use With: EVAL-AD1839AEB - BOARD EVALUATION FOR AD1839A
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD1839A
SERIAL DATA PORTS—DATA FORMAT
The ADC serial data output mode defaults to the popular I
format, where the data is delayed by 1 BCLK interval from the
edge of the LRCLK. By changing Bits 6 to 8 in ADC Control
Register 2, the serial mode can be changed to right-justified
(RJ), left-justified DSP (DSP), or left-justified (LJ). In the RJ
mode, it is necessary to set Bits 4 and 5 to define the width of
the data-word. The DAC serial data input mode defaults to I
By changing Bits 5, 6, and 7 in DAC Control Register 1, the
mode can be changed to RJ, DSP, LJ, or Packed Mode 256. The
word width defaults to 24 bits but can be changed by
reprogramming Bits 3 and 4 in DAC Control Register 1.
PACKED MODES
The AD1839A has a packed mode that allows a DSP or other
controller to write to all DACs and read all ADCs using one
input data pin and one output data pin. Packed Mode 256 refers
to the number of BCLKs in each frame. The LRCLK is low
while data from a left-channel DAC or ADC is on the data pin;
LRCLK is high while data from a right-channel DAC or ADC is
on the data pin. DAC data is applied on the DSDATA1 pin, and
ADC data is available on the ASDATA pin. Figure 19 to
Figure 24 show the timing for the packed mode. Packed mode is
available for 48 kHz and 96 kHz.
Table 9. Pin Function Changes in Auxiliary Mode
Pin Name
ASDATA (O)
DSDATA1 (I)
DSDATA2 (I)/AAUXDATA1 (I)
DSDATA3 (I)/AAUXDATA2 (I)
AAUXDATA3 (I)
ALRCLK (O)
ABCLK (O)
DLRCLK (I)/AUXLRCLK (I/O)
DBCLK (I)/AUXBCLK (I/O)
DAUXDATA (O)
I
I
I
I
I
Not Connected
LRCLK for ADC
BCLK for ADC
LRCLK In/Out Internal DACs
BCLK In/Out Internal DACs
Not Connected
2
2
2
2
2
S Data Out, Internal ADC
S Data In, Internal DAC1
S Data In, Internal DAC2
S Data In, Internal DAC3
S Mode
2
S
2
Rev. B | Page 14 of 24
S.
Auxiliary Mode
TDM Data Out to SHARC.
TDM Data In from SHARC.
AUX-I
AUX-I
AUX-I
TDM Frame Sync Out to SHARC (FSTDM).
TDM BCLK Out to SHARC.
AUX LRCLK In/Out. Driven by external LRCLK from ADC in slave mode.
In master mode, driven by MCLK/512.
AUX BCLK In/Out. Driven by external BCLK from ADC in slave mode.
In master mode, driven by MCLK/8.
AUX-I
2
2
2
2
S Data In 1 (from external ADC).
S Data In 2 (from external ADC).
S Data In 3 (from external ADC).
S Data Out (to external DAC).
AUXILIARY TIME DIVISION MULTIPLEXING
(TDM) MODE
A special auxiliary mode is provided to allow three external
stereo ADCs and one external stereo DAC to be interfaced to
the AD1839A to provide 8-in/8-out operation. In addition, this
mode supports a glueless interface to a single SHARC DSP
serial port, allowing a SHARC DSP to access all eight channels
of analog I/O. In this special mode, many pins are redefined; see
Table 9 for a list of redefined pins.
The auxiliary and TDM interfaces are independently
configurable to operate as masters or slaves. When the auxiliary
interface is set as a master, by programming the auxiliary mode
bit in ADC Control Register 2, AUXLRCLK and AUXBCLK are
generated by the AD1839A. When the auxiliary interface is set
as a slave, AUXLRCLK and AUXBCLK need to be generated by
an external ADC, as shown in Figure 27.
The TDM interface can be set to operate as a master or slave by
connecting the M /S pin to DGND or ODVDD, respectively. In
master mode, the FSTDM and BCLK signals are outputs and are
generated by the AD1839A. In slave mode, the FSTDM and
BCLK are inputs and should be generated by the SHARC. Both
48 kHz and 96 kHz operations are available (based on a
12.288 MHz or 24.576 MHz MCLK) in this mode.