Z8523010VSG Zilog, Z8523010VSG Datasheet - Page 24
![IC 10MHZ ESCC 44-PLCC](/photos/6/57/65795/269-44-plcc_sml.jpg)
Z8523010VSG
Manufacturer Part Number
Z8523010VSG
Description
IC 10MHZ ESCC 44-PLCC
Manufacturer
Zilog
Datasheet
1.Z8523008PSG.pdf
(117 pages)
Specifications of Z8523010VSG
Controller Type
Serial Communications Controller (SCC)
Interface
Bus
Voltage - Supply
4.5 V ~ 5.5 V
Current - Supply
5mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
44-LCC (J-Lead)
Operating Supply Voltage
5 V
Supply Current (max)
9 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-3923
Z8523010VSG
Z8523010VSG
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Z8523010VSG
Manufacturer:
ZILOG
Quantity:
2 000
Company:
Part Number:
Z8523010VSG
Manufacturer:
TI
Quantity:
6 218
Part Number:
Z8523010VSG
Manufacturer:
ZILOG
Quantity:
20 000
Company:
Part Number:
Z8523010VSG00TR
Manufacturer:
ZILOG
Quantity:
1 500
Z85230/Z80230
Product Specification
19
SDLC Status FIFO
The ESCC’s ability to receive high speed back-to-back SDLC frames is maximized by a
10-bit deep by 19-bit wide status FIFO buffer. When enabled (through WR15 bit 2 is 1),
the storage area enables DMA to continue data transfer into the memory so that the CPU
examines the message later. For each SDLC frame, 14 counter bits and 5 Status/Error bits
are stored. The byte count and status bits are accessed through Read Registers, RR6 and
RR7. RR6 and RR7 are only used when the SDLC FIFO buffer is enabled. The 10 x 19
status FIFO buffer is separate from the 8-byte receive data FIFO buffer.
Baud Rate Generator
Each channel in the ESCC contains a programmable BRG. Each generator consists of two
8-bit registers that form a 16-bit time constant, a 16-bit down counter, and a flip-flop on
the output, producing a square wave. At start-up, the flip-flop at the output is set High, the
value in the time constant register is loaded into the counter, and the count down begins.
When the BRG reaches zero, the output toggles, the counter is reloaded with the time con-
stant, and the process repeats. The time constant can be changed at any time, but the new
value does not take effect until the counter is loaded again.
The output of the BRG may be used as the Transmit clock, the Receive clock, or both. The
output can also drive the DPLL. For more information,
Digital Phase-Locked Loop
on
page 19.
If the receive clock or the transmit clock is not programmed to come from the TRxC pin,
the output of the BRG may be echoed out by the TRxC pin.
The following formula relates the time constant to the baud rate. PCLK or RTxC is the
clock input to the BRG. The clock mode is 1, 16, 32, or 64, as selected in WR 4 bits 6 and
7.
PCLK or RTxC Frequency
Time Constant =
-2
2(Baud Rate) (Clock Mode)
Digital Phase-Locked Loop
The ESCC contains a DPLL to recover clock information from a data stream with NRZI or
FM encoding. The DPLL is driven by a clock that is nominally 32 (NRZI) or 16 (FM)
times the data rate. The DPLL uses this clock, along with the data stream, to construct a
clock for the data. This clock is then used as the ESCC receive clock, the transmit clock,
or both. When the DPLL is selected as the transmit clock source, it provides a jitter-free
clock output. The clock output is the DPLL input frequency divided by the appropriate
divisor for the selected encoding technique.
For NRZI encoding, the DPLL counts the 32x clock to create nominal bit times. As the
32x clock is counted, the DPLL searches the incoming data stream for edges (either 1 to 0
or 0 to 1). When a transition is detected the DPLL makes a count adjustment (during the
next counting cycle), producing a terminal count closer to the center of the bit cell.
PS005303-0907
Functional Description