Z8523010PEG Zilog, Z8523010PEG Datasheet
![IC 10MHZ ESCC XTEMP 40-DIP](/photos/6/57/65796/269-40-dip_sml.jpg)
Z8523010PEG
Specifications of Z8523010PEG
Z8523010PEG
Related parts for Z8523010PEG
Z8523010PEG Summary of contents
Page 1
... Z85230/Z80230 Enhanced Serial Communications Controller Product Specification PS005303-0907 ® Copyright ©2007 by Zilog , Inc. All rights reserved. www.zilog.com ...
Page 2
... Z8, Z8 Encore!, Z8 Encore! XP, Z8 Encore! MC, Crimzon, eZ80, and ZNEO are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners. PS005303-0907 Product Specification ...
Page 3
Revision History Each instance in Revision History reflects a change to this document from its previous revision. For more details, refer to the corresponding pages and appropriate links in the table below. Date September 2007 03 November 2002 02 August ...
Page 4
Table of Contents Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 5
Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
Pin Descriptions The Enhanced Serial Communication Controller functional groups: • Address/Data • Bus Timing and Reset • Device Control • Interrupt • Serial Data (both channels) • Peripheral Control (both channels) • Clocks (both channels) Figure 1 on page 2 ...
Page 7
Data Bus Bus Timing and Reset Control Interrupt Data Bus Bus Timing and Reset Control Interrupt PS005303-0907 D7 TxDA D6 RxDA D5 TRxCA D4 RTxCA D3 SYNCA D2 W/REQA D1 DTR/REQA D0 RTSA RD CTSA WR DCDA Z85230 A/B TxDB ...
Page 8
Figure 3 illustrates the Z85230 DIP and PLCC pin assignments, respectively. illustrates the Z80230 DIP and PLCC pin assignments INT RD IEO WR IEI A/B INTACK CE VCC D/C W/REQA ...
Page 9
Pins Common to Both the Z85230 and Z80230 The pin descriptions for pins common to both Z85230 and Z80230 are provided below: CTSA, CTSB (Clear To Send (Inputs, Active Low)). enables if they are programmed for Auto Enable (WR3 bit ...
Page 10
When used as DMA Request line (WR14 bit 2 is 1), the timing for the deactivation request can be programmed in Write Register 7 deactivated with the same timing as the W/REQ pin the deactivation timing of DTR/ ...
Page 11
INT (Interrupt (Output, Open-Drain, Active Low)). requests an interrupt. The INT is an open-drain output. INTACK (Interrupt Acknowledge (Input, Active Low)). cates that an Interrupt Acknowledge Cycle is in progress. During this cycle, the ESCC interrupt daisy chain is resolved. ...
Page 12
CS0 (Chip Select 0 (Input, Active Low)). addresses on A7-A0 and must be Low for the intended bus transaction to occur. CS1 (Chip Select 1 (Input, Active High)). before and during the intended bus transaction. DS (Data Strobe (Input, Active ...
Page 13
... The details of the communication between the receive and transmit logic of the system bus are illustrated in the ESCC A and B channels are identical. For more information on SCC/ESCC and ISCC Family of Products, refer to the respective User Manuals available for download from www.zilog.com. WR7 SYNC Register 20-Bit TX ...
Page 14
Lower Byte (WR12) Upper Byte (WR13) Time Constant Time Constant 16 Bit Down Counter BRG Input DPLL IN DPLL Internal TXD MUX RxD 1 Bit Input/Output Capabilities System communication to and from the ESCC is accomplished using the ESCC register ...
Page 15
Throughout this document the Write and Read registers are referenced with the following Note: notation: WR for Write Register, and RR for Read Register. For example: WR4A – Write Register 4 for Channel A RR3 – Read Register 3 for ...
Page 16
Table 2. ESCC Read Registers Register Name RR0 RR1 RR2A RR2B RR3A RR4 RR5 RR6 RR7 RR8 RR9 RR10 RR11 RR12 RR13 RR14 RR15 There are 3 modes used to move data into and out of the ESCC: • POLLING ...
Page 17
Status information for both channels resides in one register. Only 1 register may be read. Depending on its contents, the CPU performs one of the 3 operations listed below: 1. Write data 2. Read data 3. Continues processing Two ...
Page 18
IEI A7–A0INT INTACKIEO A7–A0 INT INTACK Figure 7. ESCC Interrupt Priority Schedule The ESCC can also execute an Interrupt Acknowledge cycle using software. Sometimes it is difficult to create the INTACK signal with the necessary timing to acknowledge inter- ...
Page 19
When the receiver is enabled, the CPU is interrupted in one of the following 3 methods: 1. Interrupt on First Receive Character or Special Receive Condition 2. Interrupt on All Receive Characters or Special Receive Conditions 3. Interrupt on Special ...
Page 20
CPU/DMA BLOCK TRANSFER The ESCC provides a BLOCK TRANSFER mode to accommodate CPU/DMA controller. The BLOCK TRANSFER mode uses the WAIT/REQUEST output in conjunction with the WAIT/REQUEST bits in WR1. The WAIT/REQUEST output can be defined as a WAIT line ...
Page 21
ASYNCHRONOUS Mode The ESCC has significant improvements over the standard Serial Communications Con- troller (SCC). The addition of the deeper data FIFOs provide greater protection against underruns and overruns as well as more efficient use of bus bandwidth. The deeper ...
Page 22
CRC checking for SYNCHRONOUS BYTE-ORIENTED mode is delayed by one charac- ter time so that the CPU may disable CRC checking on specific characters. This action permits the implementation of protocols such as IBM BISYNC. Both CRC-16 (X polynomials are ...
Page 23
NRZ, NRZI coding may be used in any 1X mode. The parity options available in ASYNCHRONOUS mode are also available in SYNCHRONOUS mode. However, parity checking is not normally used for SDLC because CRC checking is more robust. ...
Page 24
SDLC Status FIFO The ESCC’s ability to receive high speed back-to-back SDLC frames is maximized by a 10-bit deep by 19-bit wide status FIFO buffer. When enabled (through WR15 bit 2 is 1), the storage area enables DMA to continue ...
Page 25
For FM encoding, the DPLL counts from 0 to 32, but with a cycle corresponding to two bit times. When the DPLL is locked, the clock edges in the data stream occurs between counts 15 and 16 and between counts ...
Page 26
Table 3. Data Encoding Descriptions (Continued) Code Type FM1 (biphase mark) Additional Transition at the Center of the Bit Cell FM0 (biphase space) In addition to the 4 methods, ESCC can be used to decode Manchester (biphase level) data using ...
Page 27
Z80230/Z85230 Enhancements A detailed description of the enhancements to the Z80230/Z85230 ESCC that differentiate it from the standard SCC is provided below: 4-Byte Transmit FIFO Buffer The ESCC has a 4-byte transmit buffer with programmable interrupt and DMA request levels. ...
Page 28
By resetting WR7’ bit applications which have a long latency to interrupts can gen- erate the request to read data from the FIFO when one byte is available. The application can then test the Receive Character Available ...
Page 29
... Bit 5 is set to 1 and all other bits are reset to 0 after a reset. For applications which use either the Zilog Z8X30SCC or Z80230, these two device types can be identified in software with the following test: 1 ...
Page 30
WR D7–D0 DTR/REQ WAIT/REQ Figure 12. DMA Request on Transmit Deactivation Timing Bit 3 (Receive FIFO Interrupt Level) This bit sets the interrupt level of the receive FIFO. If this bit is set to 1, the receive data available bit ...
Page 31
... Historically, the SCC latched the databus on the falling edge of WR. However, as many CPUs do not guarantee that the databus is valid when the WR pin goes Low, Zilog modi- fied the databus timing to allow a maximum delay from the WR signal going active Low to the latching of the databus. ...
Page 32
TBE interrupts even if a Reset Transmit Buffer Interrupt command for the data created interrupt is issued after the CRC interrupt occurs (Time the EOM latch resets before the end ...
Page 33
Software Interrupt Acknowledge The Z80230/Z85230 interrupt acknowledge cycle can be initiated using software. If Write Register 9 (WR9 bit 5 is 1), Read Register 2 (RR2) results in an interrupt INTACK cycle, a software acknowledgment causes the INT pin to ...
Page 34
CPU verifies the previously received frame. SCC Status Register RR1 Residue Bits (3) Overrun, CRC Error 5 Bits 6-Bit MUX 2 Bits Interface to SCC See Notes:, next. Notes: 1. ...
Page 35
When a flag is received at the end of an SDLC frame, the frame byte count from the 14-bit counter and five status bits are loaded into the status FIFO for verification by the CPU. The CRC checker is automatically ...
Page 36
FIFO is empty). The read from RR1 allows an entry to be read from the FIFO (if the FIFO is empty, the logic prevents a FIFO underflow condition). FIFO Write Operation When the end of an SDLC ...
Page 37
Programming The ESCC contains write registers in each channel that are programmed by the system separately to configure the function of each channel. In the Z85230 ESCC, the data FIFOs are directly accessible by selecting a High on the D/C ...
Page 38
This bit is placed in this register to simplify programming when the current state of the Shift right/Shift Left bit is not known. A hardware reset forces SHIFT LEFT mode where the ...
Page 39
Table 5. Z80230 Register Map (Shift Left Mode) (Continued) AD5 AD4 AD3 ...
Page 40
Table 6 provides details of the Z80X30 Register Map in SHIFT RIGHT mode. Table 6. Z80X30 Register Map (Shift Right Mode) AD4 AD3 AD2 ...
Page 41
Bits 2–0 of WR0 select registers 0–7. With the Point High command, Registers 8–15 are selected.Table 7 Table 7. Z85230 Register Map A/B PNT2 PNT1 ...
Page 42
Table 8 through Table 24 Table 8. Write Register 0 Bit 7 R/W 0 Reset R = Read W = Write X = Indeterminate Bit Position R/W Value 000 001 010 011 100 101 ...
Page 43
Table 9. Write Register 1 Bit 7 R/W 0 Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 Description ...
Page 44
Table 10. Write Register 2 Bit 7 R/W X Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 ...
Page 45
Table 11. Write Register 3 Bit 7 R/W X Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 ...
Page 46
Table 12. Write Register 4 Bit 7 R/W X Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 ...
Page 47
Table 13. Write Register 5 Bit 7 R/W 0 Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 Description ...
Page 48
Table 14. Write Register 6 Bit Reset R = Read W = Write X = Indeterminate Bit Monosync 8 Position R/W Value Bits 7 Sync7 6 Sync6 5 Sync5 4 Sync4 3 Sync3 2 Sync2 ...
Page 49
Table 15. Write Register 7 Bit Reset R = Read W = Write X = Indeterminate Bit R/W Value This Position column contains 7 no data PS005303-0907 5 ...
Page 50
Table 16. Write Register 7’ Bit 7 R/W 0 Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 ...
Page 51
Table 17. Write Register 8 Bit 7 R/W 0 Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 ...
Page 52
Table 18. Write Register 9 Bit 7 R/W 1 Hardware Reset X Channel Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 ...
Page 53
Table 19. Write Register 10 Bit 7 R/W 0 Hardware Reset 0 Channel Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 ...
Page 54
Table 20. Write Register 11 Bit 7 R/W 0 Hardware Reset X Channel Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 ...
Page 55
Table 21. Write Register 12 Bit 7 R/W X Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 ...
Page 56
Table 22. Write Register 13 Bit 7 R/W X Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 ...
Page 57
Table 23. Write Register 14 Bit 7 R/W X Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 Description ...
Page 58
Table 24. Write Register 15 Bit 7 R/W 1 Reset R = Read W = Write X = Indeterminate Bit R/W Value Position Read Registers The ESCC contains ten read registers (eleven, ...
Page 59
Table 25. Read Register 0 Bit R Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 ...
Page 60
Table 26. Read Register 1 Bit 7 R/W 0 Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 ...
Page 61
Table 27. Read Register 2 Bit 7 R/W X Reset R = Read W = Write X = Indeterminate Bit R/W Value Position These bits include status information when read from Channel ...
Page 62
Table 28. Read Register 3 Bit 7 R/W X Reset R = Read W = Write X = Indeterminate Bit R/W Value Position Bits and 0 are ...
Page 63
Table 29. Read Register 4 Bit 7 R/W X Reset R = Read W = Write X = Indeterminate Bit R/W Value Position This register reflects the contents of RR0 if WR7’ ...
Page 64
Table 30. Read Register 5 Bit 7 R/W X Reset R = Read W = Write X = Indeterminate Bit R/W Value Position This register reflects the contents of RR1 if WR7’ ...
Page 65
Table 31. Read Register 6 Bit 7 R/W X Reset R = Read W = Write X = Indeterminate Bit R/W Value Position This register can be accessed only if WR15 bit ...
Page 66
Table 32. Read Register 7 Bit 7 R/W X Reset R = Read W = Write X = Indeterminate Bit R/W Value Position This register can be accessed only if WR15 bit ...
Page 67
Table 33. Read Register 8 Bit 7 R/W 0 Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 ...
Page 68
Table 34. Read Register 9 Bit 7 R/W 1 Hardware Reset X Channel Reset R = Read W = Write X = Indeterminate Bit R/W Value Position access this register WR7’ ...
Page 69
Table 35. Read Register 10 Bit 7 R/W 0 Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 ...
Page 70
Table 36. Read Register 11 Bit 7 R/W 0 Hardware Reset X Channel Reset R = Read W = Write X = Indeterminate Bit R/W Value Position access this register WR7’ ...
Page 71
Table 37. Read Register 12 Bit 7 R/W X Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 ...
Page 72
Table 38. Read Register 13 Bit 7 R/W X Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 ...
Page 73
Table 39. Read Register 14 Bit 7 R/W 0 Reset R = Read W = Write X = Indeterminate Bit R/W Value Position access this register WR7’ bit 6 must be ...
Page 74
Table 40. Read Register 15 Bit 7 R/W X Reset R = Read W = Write X = Indeterminate Bit R/W Value Position PS005303-0907 ...
Page 75
Z80230 Interface Timing Z80230 Write Cycle Timing The Z-Bus compatible ESCC is suited for system applications with multiplexed address/ data buses. Two control signals, AS and DS, are used by the Z80230 to control bus transactions. Addi- tionally, four other ...
Page 76
Z80230 Read Cycle Timing The Read Cycle Timing for the Z80230 is illustrated in A7-A0, as well as the state of CS0 and INTACK, are latched by the rising edge of AS. R/W must be High before DS falls to ...
Page 77
A7-A0. WR9 bit 1 is set disable the placing of a vector on a bus. The INT pin also goes inactive in response to the falling edge of DS. There is only one DS per ...
Page 78
the first transaction involving the ESCC, to the fall- ing edge the second transaction. This time must be at least four PCLKs regardless of which register ...
Page 79
A/B, D/C INTACK CE D7–D0 WR Figure 21. Write Cycle Timing (Z85230) Z85230 Interrupt Acknowledge Cycle Timing Figure 22 illustrates Interrupt Acknowledge Cycle timing. Between the time INTACK goes Low and the falling edge of RD, the internal and external ...
Page 80
Electrical Characteristics Absolute Maximum Ratings Stresses greater than those listed in this section can cause permanent damage to the device. These ratings are stress ratings only. Operation of the device at any condition above those indicated in the operational section ...
Page 81
From Output Under Test 100pf Standard Test Load Figure 23. Standard and Open-Drain Test Loads Capacitance Table 41 lists the capacitance parameters and contains the symbols and test conditions for each. Table 41. Capacitance Symbol Parameter C Input Capacitance IN ...
Page 82
DC Characteristics Table 42 lists the DC characteristics for the Z80230/Z85230 device. Table 42. DC Characteristics Symbol Parameter V Input High Voltage IH V Input Low Voltage IL V Output High Voltage 2.4 OH1 V Output High Voltage V OH2 ...
Page 83
AS 1 CS0 3 4 CS1 INTACK 7 R/W Read W/R Write DS AD7-AD0 Write 15 16 AD7-AD0 Read 15 16 W/REQ Wait W/REQ Request DTR/REQ Request INT PCLK Figure 24. Z80230 Read/Write Timing Diagram PS005303-0907 5 ...
Page 84
Figure 25 illustrates the Z80230 Interrupt Acknowledge timing diagram AS INTACK DS AD7-AD0 IEI 34 IEO INT Figure 25. Z80230 Interrupt Acknowledge Timing Diagram Figure 26 illustrates the Z80230 Reset timing diagram Figure 26. Z80230 Reset Timing ...
Page 85
Figure 27 illustrates the Z80230 general timing diagram. PCLK W/REQ Request W/REQ Wait CTS/TRxC, RTxC Receive 4 RxD 8 SYNC External CTS/TRxC, RTxC Transmit TxD 13 CTS/TRxC Output RTxC CTS/TRxC CTS/TRxC, DCD SYNC Input Figure 27. Z80230 General Timing Diagram ...
Page 86
Table 43 describes the Z80230 general timing characteristics details. Table 43. Z80230 General Timing Characteristics No. Symbol Parameter 1 TdPC(REQ) PCLK Low to W/REQ Valid 2 TsPC(W) PCLK Low to Wait Inactive 3 TsRXC(PC) RxC High to PCLK High Setup ...
Page 87
Table 43. Z80230 General Timing Characteristics (Continued) No. Symbol Parameter Notes: 1. RxC is RTxC or TRxC, whichever is supplying the receive clock. 2. TxC is TRxC or RTxC, whichever is supplying the transmit clock. 3. Both RTxC and SYNC ...
Page 88
Table 44. Z80230 AC Characteristics (Continued) No Symbol Parameter 13 TwDSI DS Low Width 14 TrC Valid Access Recovery Time 15 TsA(AS) Address to AS Rise Setup Time 16 ThA(AS) Address to AS Rise Hold Time 17 TsDW(DS) Write Data ...
Page 89
... TdAS(IEO) for the highest priority device in the daisy chain. TsIEI(DSA) for the Zilog ESCC, and TdIEI(IEO) for each device separating them in the daisy chain. 6. Parameter applies only to a Zilog ESCC pulling INT Low at the beginning of the Interrupt Acknowledge transac- tion. ...
Page 90
RTxC,TRxC Receive W/REQ Request W/REQ Wait SYNC Output INT TRxC,RTxC Transmit W/REQ Request W/REQ Wait DTR/REQ Request INT CTS,DCD SYNC Input INT Figure 28. Z80230 System Timing Diagram PS005303-0907 Product Specification ...
Page 91
Table 45 describes the Z80230 system timing parameter details. Table 45. Z80230 System Timing Table No. Symbol Parameter 1 TdRXC(REQ) RxC High to W/REQ Valid 2 TdRXC(W) RxC High to Wait Inactive 3 TdRXC(SY) RxC High to SYNC Valid 4 ...
Page 92
PCLK 6 A/B, D/C 8 INTACK D7–D0 Read WR D7–D0 Write W/REQ Wait W/REQ Request DTR/REQ Request INT Figure 29. Z85230 Read/Write Timing Diagram PS005303-0907 Active Valid 23 24 ...
Page 93
Figure 30. Z85230 Reset Timing Diagram PCLK INTACK 7–D0 IEI 43 IEO INT Figure 31. Z85230 Interrupt Acknowledge Timing Diagram Figure 32. Z85230 Cycle Timing Diagram PS005303-0907 48 38 ...
Page 94
Table 46 describes the Z85230 Read and Write AC characteristics details. Table 46. Z85230 AC Characteristics No Symbol Parameter 1 TwPCl PCLK Low Width 2 TxPCh PCLK High Width 3 TfPC PCLK Fall Time 4 TrPC PCLK Rise Time 5 ...
Page 95
Table 46. Z85230 AC Characteristics (Continued) No Symbol Parameter 18 TsCEh(WR) CE High to WR Fall Setup Time 19 TsCEI(RD) CE Low to RD Fall Setup Time 20 ThCE((RD Rise Hold Time 21 TsCEh(RD) CE High to ...
Page 96
Table 46. Z85230 AC Characteristics (Continued) No Symbol Parameter 35a TdWRr(REQ WR Fall to DTR/ ) REQ Not Valid 35b TdWRr(REQ WR Fall to DTR/ ) REQ Not Valid 36 TdRDr(REQ) RD Rise to DTR/ REQ Not Valid Delay 37 ...
Page 97
Table 46. Z85230 AC Characteristics (Continued) No Symbol Parameter 49 Trc Valid Access Recovery Time Note: 1. Parameter does not apply to Interrupt Acknowledge transactions. 2. Parameter applies only between transactions involving the ESCC. 3. Open-drain output, measured with open-drain ...
Page 98
Figure 33 illustrates the Z85230 General Timing Diagram PCLK W/REQ Request W/REQ Wait RTxC,TRxC Receive 4 RxD 8 SYNC External TRxC,RTxC Transmit TxD 13 TRxC Output RTxC TRxC CTS,DCD SYNC Input Figure 33. Z85230 General Timing Diagram PS005303-0907 3 5 ...
Page 99
Table 47 describes the Z85230 general timing characteristics details. the Z85230 Read/Write Timing characteristics details. Table 47. Z85230 General Timing Table No Symbol Parameter 1 TdPC(REQ) PCLK to W/REQ Valid 2 TdPC(W) PCLK to Wait Inactive 3 TsRXC(PC) RxC to ...
Page 100
Table 47. Z85230 General Timing Table (Continued) No Symbol Parameter 16a TcRTX RTxC Cycle Time 16b TxRX(DPLL) DPLL Cycle Time Min. 17 TcRTXX Crystal Osc. Period 18 TwRTXh TRxC High Width 19 TwTRXI TRxC Low Width 130 20 TcTRX TRxC ...
Page 101
Figure 34 illustrates the Z85230 System Timing Diagram. the Z85230 System Timing Characteristics. RTxC,TRxC Receive W/REQ Request W/REQ Wait SYNC Output INT RTxC,TRxC Transmit W/REQ Request W/REQ Wait DTR/REQ Request INT CTS,DCD SYNC Input INT Figure 34. Z85230 System Timing ...
Page 102
Table 48. Z85230 System Timing Characteristics No Symbol Parameter 1 TdRXC(REQ) RxC to W/REQ Valid 2 TdRXC(W) RxC to Wait Inactive 3 TdRXC(SY) RxC to SYNC 2 Valid 4 TdRXC(INT) RxC to INT Valid 5 TdTXC(REQ) TxC to W/REQ Valid ...
Page 103
... Z80230/Z85230 Errata The current revision of Zilog’s ESCC has six known bugs. This section identifies these bugs and provides workarounds. IUS Problem Description The IUS problem occurs under the following conditions: • SDLC 10x19 Status FIFO is enabled • Interrupts on Receive Special Conditions Only This mode is intended for an application where received characters are read by a DMA controller ...
Page 104
The processor does not acknowledge this interrupt because it is servicing another interrupt. • The processor finishes servicing the other interrupt and uses the command. • The IP bit reset corresponding to the EOF, and the EOF interrupt is ...
Page 105
Figure 35 illustrates the procedure for resetting highest IUS. INT Ext/Status IP RCA IP Ext/Status IUS Resetting highest IUS from lower priority interrupt clears the EOF (RCA) interrupt. Figure 35. Resetting Highest IUS from Lower Priority RTS Problem Description The ...
Page 106
Enable the CRC/Flag on Underrun (WR10 bit 2 equals 0). 3. Issue a Deactivate RTS deactivates automatically after the closing flag disappears. The Automatic RTS Deactivation consecutive frames back-to-back. This command does not work with more than two back- ...
Page 107
The TxD output is automatically forced High for eight bit-times and the first byte of the second frame is corrupted multiple-frame transmission, a zero (0) bit is inserted before the opening flag of the ...
Page 108
Default RR10 Value Problem Description RR10 bit 6, the 2 clock missing bit, is sometimes erroneously set to indicate that the DPLL detects a clock edge in two successive tries after hardware reset. Default RR10 Value Problem Solution Ignore the ...
Page 109
Package Information Figure 37 illustrates the 40-pin Dual-Inline Package (DIP) and illustrates the 44-pin Plastic Leaded Chip Carrier (PLCC) package Figure 37. 40-Pin DIP Package Diagram PS005303-0907 SYMBOL A1 0.51 ...
Page 110
D D1 45° NOTES: 1. CONTROLLING DIMENSION : INCH 2. LEADS ARE COPLANAR WITHIN 0.004". 3. DIMENSION : MM INCH Figure 38. 44-Pin PLCC Package Diagram PS005303-0907 ...
Page 111
... MHz Z85230 10 MHz Z85230 16 MHz Z85230 20 MHz Z85230 Z80230 Z80230 Available Packages 10 MHz Z80230 16 MHz Z80230 PS005303-0907 Product Specification Z8523008PSG Z8523008VSG Z8523008PEG Z8523008VEG Z8523010PSG Z8523010VSG Z8523010PEG Z8523010VEG Z8523016PSG Z8523016VSG Z8523016PEG Z8523016VEG Z8523020PSG Z8523020VSG Z8023010PSG Z8023010VSG Z8023016PSG Z8023016VSG Z85230/Z80230 106 Ordering Information ...
Page 112
... PS005303-0907 Environmental Flow G = Green Plastic Packaging Compound Temperature E = -40°C to +100° 0°C to +70°C Package P = Plastic DIP (PDIP Plastic LCC (PLCC) Speed 8 = 8.0 MHz 10 = 10.0 MHz 16 = 16.384 MHz MHz Product Number Zilog Prefix Z85230/Z80230 Product Specification 107 Ordering Information ...
Page 113
Index A 18 abort character 75 absolute maximum ratings 77 AC characteristics AC characteristics table, Z85230 86 AC characteristics, Z85230 4 asynchronous receive mode 21 auto echo and logical loopback 4 auto enable 28 automatic EOM reset B 19 baud ...
Page 114
Z80230 85 system timing, Z85230 97 transmit data path 8 TxIP latching 27 write cycle timing,Z85230 74 Z80230 pin assignments 3 Z80230 pin functions 2 Z85230 pin assignments 3 Z85230 pin functions digital phase-locked loop ...
Page 115
M 26 mark idle mode 1x 18 asynchronous receive 4 auto echo 21 request on transmit 24 SDLC 17 SDLC loop 18 SDLC status FIFO 19 synchronous monosync vector (NV 106 ...
Page 116
IUS command reset Tx CRC generator command 28 reset Tx/underrun EOM latch RR0 latch RTS problem description 100 ...
Page 117
... Customer Support For answers to technical questions about the product, documentation, or any other issues with Zilog’s offerings, please visit Zilog’s Knowledge Base at http://www.zilog.com/kb. For any comments, detail technical questions, or reporting problems, please visit Zilog’s Technical Support at http://support.zilog.com. ...